Digital filters are used in signal processing and communication systems. In some cases, the reliability of those
systems is critical, and fault tolerant filter implementations are needed. Over the years, many techniques that
exploit the filters’ structure and properties to achieve fault tolerance have been proposed. As technology scales,
it enables more complex systems that incorporate many filters. In those complex systems, it is common that
some of the filters operate in parallel, for example, by applying the same filter to different input signals.
Recently, a simple technique that exploits the presence of parallel filters to achieve multiple fault tolerance has
been presented. In this brief, that idea is generalized to show that parallel filters can be protected using Bose–
Chaudhuri–Hocquenghem codes (BCH) in which each filter is the equivalent of a bit in a traditional ECC. This
new scheme allows more efficient protection when the number of parallel filters is large.
PERFORMANCE ESTIMATION OF LDPC CODE SUING SUM PRODUCT ALGORITHM AND BIT FLIPP...Journal For Research
Low density parity check code is a linear block code. This code approaches the Shannon’s limit and having low decoding complexity. We have taken LDPC (Low Density Parity Check) code with ½ code rate as an error correcting code in digital video stream and studied the performance of LDPC code with BPSK modulation in AWGN (Additive White Gaussian Noise) channel with sum product algorithm and bit flipping algorithm. Finally the plot between bit error rates of the code with respect to SNR has been considered the output performance parameter of proposed methodology. BER are considered for different number of frames and different number of iterations. The performance of the sum product algorithm and bit flip algorithm are also com-pared. All simulation work has been implemented in MATLAB.
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveIJORCS
This Paper is a review study of FPGA implementation of Finite Impulse response (FIR) with low cost and high performance. The key observation of this paper is an elaborate analysis about hardware implementations of FIR filters using different algorithm i.e., Distributed Arithmetic (DA), DA-Offset Binary Coding (DA-OBC), Common Sub-expression Elimination (CSE) and sum-of-power-of-two (SOPOT) with less resources and without affecting the performance of the original FIR Filter.
LDPC Encoding and Hamming Encoding using MATLAB.
An LDPC code is a linear block code characterised by a very sparse parity-check matrix. This means that the parity check matrix has a very low concentration of 1’s in it, hence the name is “low-density parity-check” code. The sparseness of LDPC codes is what as it can lead to excellent performance in terms of bit error rates.
Hardware Implementations of RS Decoding Algorithm for Multi-Gb/s Communicatio...RSIS International
In this paper, we have designed the VLSI hardware for a novel RS decoding algorithm suitable for Multi-Gb/s Communication Systems. Through this paper we show that the performance benefit of the algorithm is truly witnessed when implemented in hardware thus avoiding the extra processing time of Fetch-Decode-Execute cycle of traditional microprocessor based computing systems. The new algorithm with less time complexity combined with its application specific hardware implementation makes it suitable for high speed real-time systems with hard timing constraints. The design is implemented as a digital hardware using VHDL
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...IJERA Editor
In digital communication forward error correction methods have a great practical importance when channel is
noisy. Convolutional error correction code can correct both type of errors random and burst. Convolution
encoding has been used in digital communication systems including deep space communication and wireless
communication. The error correction capability of convolutional code depends on code rate and constraint
length. The low code rate and high constraint length has more error correction capabilities but that also
introduce large overhead. This paper introduces convolutional encoders for various constraint lengths. By
increasing the constraint length the error correction capability can be increased. The performance and error
correction also depends on the selection of generator polynomial. This paper also introduces a good generator
polynomial which has high performance and error correction capabilities.
LDPC - Encoding
LDPC code is a linear error correcting code, a method of transmitting a message over a noisy transmission channel. An LDPC is constructed using a sparse bipartite graph.
In our Project:
Encoding a LDPC code was done in Matlab hardware implementation was done on FPGA-Field ProgrammableGate-Array using Verilog
PERFORMANCE ESTIMATION OF LDPC CODE SUING SUM PRODUCT ALGORITHM AND BIT FLIPP...Journal For Research
Low density parity check code is a linear block code. This code approaches the Shannon’s limit and having low decoding complexity. We have taken LDPC (Low Density Parity Check) code with ½ code rate as an error correcting code in digital video stream and studied the performance of LDPC code with BPSK modulation in AWGN (Additive White Gaussian Noise) channel with sum product algorithm and bit flipping algorithm. Finally the plot between bit error rates of the code with respect to SNR has been considered the output performance parameter of proposed methodology. BER are considered for different number of frames and different number of iterations. The performance of the sum product algorithm and bit flip algorithm are also com-pared. All simulation work has been implemented in MATLAB.
FPGA Implementation of FIR Filter using Various Algorithms: A RetrospectiveIJORCS
This Paper is a review study of FPGA implementation of Finite Impulse response (FIR) with low cost and high performance. The key observation of this paper is an elaborate analysis about hardware implementations of FIR filters using different algorithm i.e., Distributed Arithmetic (DA), DA-Offset Binary Coding (DA-OBC), Common Sub-expression Elimination (CSE) and sum-of-power-of-two (SOPOT) with less resources and without affecting the performance of the original FIR Filter.
LDPC Encoding and Hamming Encoding using MATLAB.
An LDPC code is a linear block code characterised by a very sparse parity-check matrix. This means that the parity check matrix has a very low concentration of 1’s in it, hence the name is “low-density parity-check” code. The sparseness of LDPC codes is what as it can lead to excellent performance in terms of bit error rates.
Hardware Implementations of RS Decoding Algorithm for Multi-Gb/s Communicatio...RSIS International
In this paper, we have designed the VLSI hardware for a novel RS decoding algorithm suitable for Multi-Gb/s Communication Systems. Through this paper we show that the performance benefit of the algorithm is truly witnessed when implemented in hardware thus avoiding the extra processing time of Fetch-Decode-Execute cycle of traditional microprocessor based computing systems. The new algorithm with less time complexity combined with its application specific hardware implementation makes it suitable for high speed real-time systems with hard timing constraints. The design is implemented as a digital hardware using VHDL
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...IJERA Editor
In digital communication forward error correction methods have a great practical importance when channel is
noisy. Convolutional error correction code can correct both type of errors random and burst. Convolution
encoding has been used in digital communication systems including deep space communication and wireless
communication. The error correction capability of convolutional code depends on code rate and constraint
length. The low code rate and high constraint length has more error correction capabilities but that also
introduce large overhead. This paper introduces convolutional encoders for various constraint lengths. By
increasing the constraint length the error correction capability can be increased. The performance and error
correction also depends on the selection of generator polynomial. This paper also introduces a good generator
polynomial which has high performance and error correction capabilities.
LDPC - Encoding
LDPC code is a linear error correcting code, a method of transmitting a message over a noisy transmission channel. An LDPC is constructed using a sparse bipartite graph.
In our Project:
Encoding a LDPC code was done in Matlab hardware implementation was done on FPGA-Field ProgrammableGate-Array using Verilog
Analysis of different FIR Filter Design Method in terms of Resource Utilizati...ijsrd.com
In this paper fully parallel FIR filters are designed with different design method on FPGA for resource utilization and response analysis. fully parallel band-pass FIR filters with same specification designed and simulated on ISE. The suggested implementations are synthesized with Xilinx ISE 14.2 version. Results show comparison of three different filter design methods in terms of resource utilization.
A new Algorithm to construct LDPC codes with large stopping setsNestor Barraza
A new algorithm to construct good
low-density parity-check (LDPC) codes with large
stopping sets is presented. Since the minimum stop-
ping set characterizes an LDPC code, searching for
stopping sets in LDPC codes is an important issue.
Large minimum stopping sets avoid the LDPC code
to get trapped in cycles specially on the binary erasure
channel. Dealing with stopping sets is not an easy task
since their discovering is a well known NP hard prob-
lem. Conversely, we propose an algorithm in order
to construct an LDPC code from a stopping set which
is demonstrated to be large. Results of simulations
showing the performance of the LDPC code obtained
this way are analyzed.
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)Enrique Monzo Solves
Implementation of a high speed decoding of non-binary irregular LDPC codes using CUDA GPUs.
Moritz Beermann, Enrique Monzó, Laurent Schmalen, Peter Vary
IEEE SiPS, Oct. 2013, Taipei, Taiwan
LDPC Encoding is explained in this ppt. for MATLAB code and more information you can visit link given below:
http://www.slideshare.net/bhagwatsinghmahecha/itc-final-report
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Analysis of different FIR Filter Design Method in terms of Resource Utilizati...ijsrd.com
In this paper fully parallel FIR filters are designed with different design method on FPGA for resource utilization and response analysis. fully parallel band-pass FIR filters with same specification designed and simulated on ISE. The suggested implementations are synthesized with Xilinx ISE 14.2 version. Results show comparison of three different filter design methods in terms of resource utilization.
A new Algorithm to construct LDPC codes with large stopping setsNestor Barraza
A new algorithm to construct good
low-density parity-check (LDPC) codes with large
stopping sets is presented. Since the minimum stop-
ping set characterizes an LDPC code, searching for
stopping sets in LDPC codes is an important issue.
Large minimum stopping sets avoid the LDPC code
to get trapped in cycles specially on the binary erasure
channel. Dealing with stopping sets is not an easy task
since their discovering is a well known NP hard prob-
lem. Conversely, we propose an algorithm in order
to construct an LDPC code from a stopping set which
is demonstrated to be large. Results of simulations
showing the performance of the LDPC code obtained
this way are analyzed.
High Speed Decoding of Non-Binary Irregular LDPC Codes Using GPUs (Paper)Enrique Monzo Solves
Implementation of a high speed decoding of non-binary irregular LDPC codes using CUDA GPUs.
Moritz Beermann, Enrique Monzó, Laurent Schmalen, Peter Vary
IEEE SiPS, Oct. 2013, Taipei, Taiwan
LDPC Encoding is explained in this ppt. for MATLAB code and more information you can visit link given below:
http://www.slideshare.net/bhagwatsinghmahecha/itc-final-report
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Application of Paper Waste in Cement ConcreteIJERA Editor
India is facing a serious challenge in disposing the waste in landfills throughout the country. The landfill disposal is resulting in high disposal costs and potential environmental problems. If current trend continues, waste production will grow by 5% each year, which will ultimately result in saturated capacity of landfills by 2020. This paper reports on the results of an investigation of utilization of paper waste as additional material in concrete mixes to be used for housing projects, for which it must be assured that the resulting concrete has the proper mechanical strength. Concrete mixes containing various contents of the waste were prepared and basic characteristics such as compressive strength and water absorption were determined and compared with a control mix. Four concrete mixes with 0%, 10%, 15% and 20% of paper waste as an additional material to the concrete were prepared for M-25 concrete.
Accumulo Summit 2015: Zookeeper, Accumulo, and You [Internals]Accumulo Summit
Talk Abstract
Apache ZooKeeper plays a central role within the Accumulo architecture. Its quorum consistency model supports an overall Accumulo architecture with no single points of failure. Beyond that, Accumulo leverages ZooKeeper to store and communication configuration information for users and tables, as well as operational states of processes and tablets. For most Accumulo users, ZooKeeper is a black box full of goodness. Unfortunately, operational challenges mean we often have to delve into the dark depths to decipher what's going on when something goes wrong. In this talk, we will cover some basics about ZooKeeper's role, what it's good at and what it's not. Then we will discuss ways to debug what's stored inside of ZooKeeper, including how to overcome challenges with ZooKeeper's sometimes difficult ACL model.
Speaker
Michael Allen
Security Architect, Sqrrl
Michael Allen is Sqrrl's security architect. Before joining the team, Michael finished up 9 years working for PGP Corporation (and, post-acquisition, Symantec) in a variety of roles developing encryption software. In addition to encryption systems, Michael has extensive experience working with Java and Java-based web applications. He holds an MS in computer science from UC Santa Cruz, and a BA in Computer Science from Pomona College. When he's not making things up at work, Michael makes things up with other actors performing improvisational theater.
International Journal of Engineering Inventions (IJEI) provides a multidisciplinary passage for researchers, managers, professionals, practitioners and students around the globe to publish high quality, peer-reviewed articles on all theoretical and empirical aspects of Engineering and Science.
The peer-reviewed International Journal of Engineering Inventions (IJEI) is started with a mission to encourage contribution to research in Science and Technology. Encourage and motivate researchers in challenging areas of Sciences and Technology.
Design and Implementation of an Embedded System for Software Defined RadioIJECEIAES
In this paper, developing high performance software for demanding real-time embed- ded systems is proposed. This software-based design will enable the software engineers and system architects in emerging technology areas like 5G Wireless and Software Defined Networking (SDN) to build their algorithms. An ADSP-21364 floating point SHARC Digital Signal Processor (DSP) running at 333 MHz is adopted as a platform for an embedded system. To evaluate the proposed embedded system, an implementation of frame, symbol and carrier phase synchronization is presented as an application. Its performance is investigated with an on line Quadrature Phase Shift keying (QPSK) receiver. Obtained results show that the designed software is implemented successfully based on the SHARC DSP which can utilized efficiently for such algorithms. In addition, it is proven that the proposed embedded system is pragmatic and capable of dealing with the memory constraints and critical time issue due to a long length interleaved coded data utilized for channel coding.
Error Correction for Parallel FIR Filters Using Hamming Codesijcisjournal
In this paper ,we propose a error correction for parallel FIR filters using Hamming code in which single
parallel FIR filter is taken as a bit in ECC technique. In many complex circuits, reliability plays a crucial
role and it requires fault tolerant filter implementations. Now a days, technology grows up, the complex
system use many filters which operates simultaneously. Consider an example in which same parallel filter
is applied to different inputs. To achieve fault tolerance, an ECC technique uses the presence of parallel
filters are considered. The ECC technique provides protection where more number of parallel filters are
used by using the case study, the effectiveness in error correction and circuit design cost is evaluated.
Highly Reliable Parallel Filter Design Based On Reduced Precision Error Corre...iosrjce
The project is mainly focusing on multiple error detection and correction. Digital filters are widely
used in signal processing and communication n systems. In some cases, the reliability of those systems is critical
and fault tolerant implementations are needed. So that, the idea is generalized to show that parallel FIR filters
can be protected using error correction codes. Triple Modular Redundancy (TMR) is the traditional mitigation
techniques for Field-Programmable Gate Arrays (FPGAs) subject to Single-Event Upsets (SEUs) in high
radiation environment. To overcome the problem, in our project we propose RFFF (Reduced Faultless FIR
Filter) is a technique combined with TMR used to multiple errors are detected and corrected. TMR increases
the parameters like area, power and delay. In RFFF, multiple errors are corrected and the comparison of parameters like area, power and delay of existing and the proposed technique is done
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Methodology of Implementing the Pulse code techniques for Distributed Optical...Editor IJCATR
In recent researches Coding techniques are used in OTDR approach improve Signal-to-Noise Ratio (SNR). For
example, the use of simplex coding (S-coding) in conjunction with OTDR can be effectively used to enhance the Signal-to-
Noise Ratio (SNR) of the backscattered detected light without sacrificing the spatial resolution; In particular, simplex codes
have been demonstrated to be the most efficient among other suitable coding techniques, allowing for a good improvement in
SNR even at short code lengths. Coding techniques based on Simplex or Golay codes exploit a set of different sequences (i.e.
codes) of short (about 10 ns) NRZ laser pulses to increase the launched energy without impairing the spatial resolution using
longer pulse width. However, the required high repetition rate of the laser pulses, hundreds of MHz for meter-scale spatial
resolution, is not achievable by high peak power lasers, such as rare-earth doped fibre or passive Q-switched ones, which
feature a maximum repetition rate of few hundred kHz. New coding technique, cyclic simplex coding (a subclass of simplex
coding), tailored to high-power pulsed lasers has been proposed. The basic idea is to periodically sense the probing fibre with
a multi-pulse pattern, the repetition period of which is equal to the fibre round-trip time. This way, the pattern results as a code
spread along the whole fibre, with a bit time inversely proportional to the code length. The pulse width can be kept in the order
of 10 ns to guarantee a meter-scale spatial resolution and the peak power can be set close to the nonlinear effect threshold.
Digital Watermarking Applications and Techniques: A Brief ReviewEditor IJCATR
The frequent availability of digital data such as audio, images and videos became possible to the public through the expansion
of the internet. Digital watermarking technology is being adopted to ensure and facilitate data authentication, security and copyright
protection of digital media. It is considered as the most important technology in today’s world, to prevent illegal copying of data. Digital
watermarking can be applied to audio, video, text or images. This paper includes the detail study of watermarking definition and various
watermarking applications and techniques used to enhance data security.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Linear Phase FIR Low Pass Filter Design Based on Firefly Algorithm IJECEIAES
In this paper, a linear phase Low Pass FIR filter is designed and proposed based on Firefly algorithm. We exploit the exploitation and exploration mechanism with a local search routine to improve the convergence and get higher speed computation. The optimum FIR filters are designed based on the Firefly method for which the finite word length is used to represent coefficients. Furthermore, Particle Swarm Optimization (PSO) and Differential Evolution algorithm (DE) will be used to show the solution. The results will be compared with PSO and DE methods. Firefly algorithm and Parks–McClellan (PM) algorithm are also compared in this paper thoroughly. The design goal is successfully achieved in all design examples using the Firefly algorithm. They are compared with that obtained by using the PSO and the DE algorithm. For the problem at hand, the simulation results show that the Firefly algorithm outperforms the PSO and DE methods in some of the presented design examples. It also performs well in a portion of the exhibited design examples particularly in speed and quality.
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...IOSR Journals
Abstract: In this paper we have designed and implemented(15, k) a BCH Encoder on FPGA using VHDL for reliable data transfers in AWGN channel with multiple error correction control. The digital logic implementation of binary encoding of multiple error correcting BCH code (15, k) of length n=15 over GF (24) with irreducible primitive polynomial x4+x+1 is organized into shift register circuits. Using the cyclic codes, the reminder b(x) can be obtained in a linear (15-k) stage shift register with feedback connections corresponding to the coefficients of the generated polynomial. Three encoder are designed using VHDL to encode the single, double and triple error correcting BCH code (15, k) corresponding to the coefficient of generated polynomial. Information bit is transmitted in unchanged form up to k clock cycles and during this period parity bits are calculated in the LFSR then the parity bits are transmitted from k+1 to 15 clock cycles. Total 15-k numbers of parity bits with k information bits are transmitted in 15 code word. Here we have implemented (15, 5, 3), (15, 7, 2) and (15, 11, 1) BCH code encoder on Xilinx Spartan 3 FPGA using VHDL and the simulation & synthesis are done using Xilinx ISE 13.3. BCH encoders are conventionally implemented by linear feedback shift register architecture. Encoders of long BCH codes may suffer from the effect of large fan out, which may reduce the achievable clock speed. The data rate requirement of optical applications require parallel implementations of the BCH encoders. Also a comparative performance based on synthesis & simulation on FPGA is presented. Keywords: BCH, BCH Encoder, FPGA, VHDL, Error Correction, AWGN, LFSR cyclic redundancy checking, fan out .
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Hamming net based Low Complexity Successive Cancellation Polar DecoderRSIS International
This paper aims to implement hybrid based Polar
encoder using the knowledge of mutual information and channel
capacity. Further a Hamming weight successive cancellation
decoder is simulated with QPSK modulation technique in
presence of additive white gaussian noise. The experimentation
performed with the effect of channel polarization has shown that
for 256- bit data stream, 30% channels has zero bit and 49%
channels are with a one bit capacity. The decoding complexity is
reduced to almost half as compared to conventional successive
cancellation decoding algorithm. However, the required SNR of
7 dB is achieved at the targeted BER of 10 -4. The penalty paid is
in terms of training time required at the decoding end.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
DESIGN OF QUATERNARY LOGICAL CIRCUIT USING VOLTAGE AND CURRENT MODE LOGICVLSICS Design
In VLSI technology, designers main concentration were on area required and on performance of the
device. In VLSI design power consumption is one of the major concerns due to continuous increase in chip
density and decline in size of CMOS circuits and frequency at which circuits are operating. By considering
these parameter logical circuits are designed using quaternary voltage mode logic and quaternary current
mode logic. Power consumption required for quaternary voltage mode logic is 51.78 % less as compared
to binary . Area in terms of number of transistor required for quaternary voltage mode logic is 3 times
more as compared to binary. As quaternary voltage mode circuit required large area as compared to
quaternary current mode circuit but power consumption required in quaternary voltage mode circuit is less
than that required in quaternary current mode circuit .
Design and implementation of log domain decoder IJECEIAES
Low-Density-Parity-Check (LDPC) code has become famous in communications systems for error correction, as an advantage of the robust performance in correcting errors and the ability to meet all the requirements of the 5G system. However, the mot challenge faced researchers is the hardware implementation, because of higher complexity and long run-time. In this paper, an efficient and optimum design for log domain decoder has been implemented using Xilinx system generator with FPGA device Kintex7 (XC7K325T-2FFG900C). Results confirm that the proposed decoder gives a Bit Error Rate (BER) very closed to theory calculations which illustrate that this decoder is suitable for next generation demand which needs a high data rate with very low BER.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Similar to Fault Tolerant Parallel Filters Based On Bch Codes (20)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)MdTanvirMahtab2
This presentation is about the working procedure of Shahjalal Fertilizer Company Limited (SFCL). A Govt. owned Company of Bangladesh Chemical Industries Corporation under Ministry of Industries.
Student information management system project report ii.pdfKamal Acharya
Our project explains about the student management. This project mainly explains the various actions related to student details. This project shows some ease in adding, editing and deleting the student details. It also provides a less time consuming process for viewing, adding, editing and deleting the marks of the students.
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxR&R Consult
CFD analysis is incredibly effective at solving mysteries and improving the performance of complex systems!
Here's a great example: At a large natural gas-fired power plant, where they use waste heat to generate steam and energy, they were puzzled that their boiler wasn't producing as much steam as expected.
R&R and Tetra Engineering Group Inc. were asked to solve the issue with reduced steam production.
An inspection had shown that a significant amount of hot flue gas was bypassing the boiler tubes, where the heat was supposed to be transferred.
R&R Consult conducted a CFD analysis, which revealed that 6.3% of the flue gas was bypassing the boiler tubes without transferring heat. The analysis also showed that the flue gas was instead being directed along the sides of the boiler and between the modules that were supposed to capture the heat. This was the cause of the reduced performance.
Based on our results, Tetra Engineering installed covering plates to reduce the bypass flow. This improved the boiler's performance and increased electricity production.
It is always satisfying when we can help solve complex challenges like this. Do your systems also need a check-up or optimization? Give us a call!
Work done in cooperation with James Malloy and David Moelling from Tetra Engineering.
More examples of our work https://www.r-r-consult.dk/en/cases-en/
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
Water scarcity is the lack of fresh water resources to meet the standard water demand. There are two type of water scarcity. One is physical. The other is economic water scarcity.
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdffxintegritypublishin
Advancements in technology unveil a myriad of electrical and electronic breakthroughs geared towards efficiently harnessing limited resources to meet human energy demands. The optimization of hybrid solar PV panels and pumped hydro energy supply systems plays a pivotal role in utilizing natural resources effectively. This initiative not only benefits humanity but also fosters environmental sustainability. The study investigated the design optimization of these hybrid systems, focusing on understanding solar radiation patterns, identifying geographical influences on solar radiation, formulating a mathematical model for system optimization, and determining the optimal configuration of PV panels and pumped hydro storage. Through a comparative analysis approach and eight weeks of data collection, the study addressed key research questions related to solar radiation patterns and optimal system design. The findings highlighted regions with heightened solar radiation levels, showcasing substantial potential for power generation and emphasizing the system's efficiency. Optimizing system design significantly boosted power generation, promoted renewable energy utilization, and enhanced energy storage capacity. The study underscored the benefits of optimizing hybrid solar PV panels and pumped hydro energy supply systems for sustainable energy usage. Optimizing the design of solar PV panels and pumped hydro energy supply systems as examined across diverse climatic conditions in a developing country, not only enhances power generation but also improves the integration of renewable energy sources and boosts energy storage capacities, particularly beneficial for less economically prosperous regions. Additionally, the study provides valuable insights for advancing energy research in economically viable areas. Recommendations included conducting site-specific assessments, utilizing advanced modeling tools, implementing regular maintenance protocols, and enhancing communication among system components.
block diagram and signal flow graph representation
Fault Tolerant Parallel Filters Based On Bch Codes
1. 1K.Mohana Krishna Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 5, Issue 4, ( Part -7) April 2015, pp.99-103
www.ijera.com 99 | P a g e
Fault Tolerant Parallel Filters Based On Bch Codes
K.Mohana Krishna1
, Mrs.A.Maria Jossy2
1
Student, M-TECH(VLSI Design) SRM UniversityChennai, India
2
Assistant Professor (O.G), Department of Electronics and Communication SRM University Chennai, India
Abstract
Digital filters are used in signal processing and communication systems. In some cases, the reliability of those
systems is critical, and fault tolerant filter implementations are needed. Over the years, many techniques that
exploit the filters’ structure and properties to achieve fault tolerance have been proposed. As technology scales,
it enables more complex systems that incorporate many filters. In those complex systems, it is common that
some of the filters operate in parallel, for example, by applying the same filter to different input signals.
Recently, a simple technique that exploits the presence of parallel filters to achieve multiple fault tolerance has
been presented. In this brief, that idea is generalized to show that parallel filters can be protected using Bose–
Chaudhuri–Hocquenghem codes (BCH) in which each filter is the equivalent of a bit in a traditional ECC. This
new scheme allows more efficient protection when the number of parallel filters is large.
Keywords: Bose-Chaudhuri-Hocquenghem(BCH), filters, fault tolerance
I. INTRODUCTION
Finite impulse response (FIR) digital filters are
common components in many digital signal
processing (DSP) systems . Throughout the years,
with the increasingly development in very large scale
integration (VLSI) technology, the real time
realization of FIR filter with less hardware
requirement and less latency has become more and
more important. Because the complexity of
implementation grows with the length of filter,
several algorithms have been made to develop
effective architectures for realization of FIR filters in
application specific integrated circuits (ASIC) and
field programmable gate arrays (FPGA) platforms
and one of them is error robust design. The main
portion of error tolerant -based FIR computation is
parity blocks that stores the pre-computed values and
can be read out easily, which makes FIR computation
well suited for FPGA realization, because the
memory is the basic components of FPGA.
Moreover, this technology represents a number
of attractive features such as simplicity, regularity
and modularity of architecture. Also, the error
detection technique can be designed to meet various
speed requirements, for example, it can be designed
for high-speed implementation where all bits of one
word are processed per clock, it can also be designed
for medium-speed implementation where several bits
of one word (not all bits) are processed per clock. In
recent years, fault tolerant-based FIR filter has
gained substantial popularity as a primary DSP
operation and are rapidly replacing classic analog
filters.
II. PARALLEL FILTERS
In any FIR filter convolution is carried out by
y[n] = ∑ x[n − l] · h [l].
Where x[n] is the input signal, y[n] is the output,
and h[l] is the impulse response of the filter [7].
When the response h[l] is nonzero, only for a finite
number of samples, the filter is known as a FIR filter,
otherwise the filter is an infinite impulse response
(IIR) filter. There are several structures to implement
both FIR and IIR filters.
The data and parity check bits are stored and can
be recovered later even if there is an error in one of
the bits. This is done by recomputing the parity
check bits and comparing the results with the values
stored.
Figure1. fault tolerant FIR filter based on hamming
code
RESEARCH ARTICLE OPEN ACCESS
2. 1K.Mohana Krishna Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 5, Issue 4, ( Part -7) April 2015, pp.99-103
www.ijera.com 100 | P a g e
III. ERROR CORRECTION
Convolution codes are important because they
are commonly used both as channel coding technique
and as building blocks in other techniques as turbo
codes and LDPC codes. Turbo code is a forward
error correction code class and was the first practical
code to perform near channel capacity.
For each of n input bits to the encoder the output
is m bits where m ≥ n ((m,n) code) and the code ratio
is R = n/m, generally a lower code ratio R (more
redundancy) increases the error correction/detection
possibility A parity check matrix H with dimensions
(m − n) × m is then used to check if the incoming
codeword is valid
Using the well known (7,4) Hamming code as an
example we have the generator matrix
And the parity check matrix
A tanner graph can be generated using the parity
check matrix H of a code, where the nodes to the left
correspond to codeword bits and the right nodes
corresponds to check equations. E.g. the first row in
the (7,4) Hamming code corresponds to check node,
the check equation is
z1[n] = y1[n] + y2[n] + y3[n]
z2[n] = y1[n] + y2[n] + y4[n]
z3[n] = y1[n] + y3[n] + y4[n].
For example, an error on filter y1 will cause
errors on the checks of z1, z2, and z3. Similarly, errors
on the other filters will cause errors on a different
group of zi. Therefore, as with the traditional ECCs,
the error can be located and corrected.
For the filters, correction is achieved by
reconstructing the erroneous outputs using the rest of
the data and check outputs. For example, when an
error on y1 is detected, it can be corrected by making
yc1 [n] = z1 [n] − y2 [n] − y3 [n]
IV. PROPOSED SCHEME
The block codes are implemented as (n, k) codes
where n indicates the codeword and the k defines the
original information bits. Therefore, the number of
redundant bits need to be added in to the original
message bits are given as (n – k). The block codes
are fixed channel codes. The BCH codes and the
Reed Solomon codes are the subset of the block
codes. Choose n, k, t values
n- Block length
k- Message bit
t- Error correcting code
n = 15
k = 7
t = 2
The block length of the BCH code, constructed
over GF (2m
) is given by n = 2m – 1
. BCH codes are
cyclic codes, and the degree r of the generator
polynomial of a (n, k) is given by (n-k). So, the
information bits length of the BCH codes is given by
k = 2m
– 1- r. In a Block codes the Codeword is a
combination of an information bits and parity bits.
The information bits are those bits which carries
the message while parity bits provide security and
ensure that the codeword has a correct structure
required for the block codes. Encoder generates the
parity bits as well as concatenates them to the
information bits. For k – information bits and r-
parity bits the generated codeword n will be the sum
of information bits and parity bits, given as n= k + r.
In this work we carried out (15, 7) BCH encoder
based FIR parity generation and its equivalent
decoder is designed.
The generator polynomial of the code is
specified in terms of its roots over the Galois field
GF (2m
). Let α be a primitive element in GF (2m
).The
generator polynomial g(x) of the code is the lowest
degree polynomial over GF (2). Let mi(x) be the
minimum polynomials of αi then generator
polynomial G(x) can be computed
G(x) = LCM [m1(x), m3(x), …., m2t(x)]
In this work n=15, k=7 and t=2 is considered.
Hence the generator Polynomial with,α1, α2,... α4 as
the roots is obtained by multiplying the following
minimal polynomials:
m1(x) = 1+x +x4
m3(x) =1+x+x2
+x3
+x4
Substituting m1(x) and m3(x) in the equation
generator polynomial is obtained.
G(x) = LCM {m1(x), m3(x)}
G(x) = {(1+x +x4
) (1+x+x2
+x3
+x4
)}
G(x) =1+x4
+x6
+x7
+x8
3. 1K.Mohana Krishna Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 5, Issue 4, ( Part -7) April 2015, pp.99-103
www.ijera.com 101 | P a g e
Fig.2 Block diagram of (15,7) BCH Encoder
The parity equations are
X8 = (X1 + X3 + X5 + X6 + X7)
X9 = (X2 + X2 + X3 + X5 + X6)
X10 = (X3 + X7 + X3 + X6 + X5)
X11 = (X4 + X7 + X6 + X3 + X5)
X12 = (X5 + X6 + X1 + X2 + X3)
X13 = (X6 + X5 + X7 + X1 + X2)
X14 = (X7 + X4 + X6 + X7 + X1)
X15 = (X1 + X3 + X5 + X6 + X7)
Error will be corrected by regenerating faulty
FIR blocks from parity blocks which are pre-
computed.
For example consider parity1 and parity2 equations
PARITY1 = (X1 + X3 + X5 + X6 + X7)
PARITY5 = (X5 + X6 + X1 + X2 + X3)
If we compare this results with FIR block
outputs if first one mismatched & second one
matched X7(7th
FIR block) will be error block.
Faulty 7th
block can be regenerated by
subtracting all other results from PARITY1 block.
(X1 + X3 + X5 + X6 + X7)- X1 –X3- X5-X6
= X7(corrected 7th
block)
Fig.3.Proposed scheme for FIR filter based on BCH
code.
V. SIMULATION RESULTS
The proposed system is simulated using
MODELSIM- ALTERA 6.4A and functionality of
each filter is verified. Synthesis was carried out using
QUARTUS-II.
Fig.4 Simulation Results of FIR Filters
4. 1K.Mohana Krishna Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 5, Issue 4, ( Part -7) April 2015, pp.99-103
www.ijera.com 102 | P a g e
Fig.5 Simulation Results of Parity FIR Filters
Fig.6 Simulation Results of Fault Occured FIR Filters
Fig.7 Simulation Results of Fault Occurred FIR
Filters after Error Correction
Error
Correction
Type
Filter
Order
(taps used)
Area
Utilization
(LE’S used)
Power
Dissipation
(mW)
Frequency
(MHZ)
BCH
CODE
5-tap 1367 77.35 127.24
TABLE I ALTERA cyclone III FPGA (EP3C16F484C6)
Quartus II Synthesis Result
VI. CONCLUSION
This brief has presented a new scheme to
protect parallel filters that are commonly found in
modern signal processing circuits. The approach is
based on applying ECCs to the parallel filters outputs
to detect and correct errors. The scheme can be used
for parallel filters that have the same response and
process different input signals. The technique
provides larger benefits when the number of parallel
filters is large.
The proposed architecture can be easily used to
implement high order FIR filters e.g. 20-tap with
different coefficients wordlength without suffering
from large architecture reconstruction and with low
hardware complexity needed for the design. The
proposed scheme can also be applied to the IIR
filters. The future work is to perform a VLSI