This document provides instructions for an electronics lab experiment on voltage regulators. The objectives are to study the major parts of a voltage regulator and how they work, determine the load and line regulation of a voltage regulator, and study the operation of a voltage regulator with constant current limiting. The experiment involves building circuits with discrete components to demonstrate a basic linear voltage regulator and one with constant current limiting. Measurements will be taken to analyze the load and line regulation and generate voltage-current graphs to characterize the constant current limiting behavior.
Optimization of Temperature Coefficient and Noise Analysis of MOSFET- Only Vo...IJERA Editor
The optimization of temperature coefficient and comparison of output noise of two MOSFET only voltage references are introduced. The circuit behavior is analytically described and the performance of the proposed circuits are confirmed through 180nm CMOS technology in virtuoso and the simulation results are presented. Both the circuits can be operated with supply voltage varies from 0.5-1.2V.The output voltage references varied over a temperature range of -25℃ to 50℃.
Direct Torque Control of A 5-Phase Induction Motorijsrd.com
In this paper an effective direct torque control (DTC) for a 5-phase induction motor with sinusoidal distributed windings is developed. First by coordinate transformation, the converter/motor models are represented by two independent equivalent d-q circuit models; and the 5- phase VSI input are decoupled into the torque producing and non-torque producing harmonics sets. Then with the torque production component of the induction motor model, the space vector modulation (SVM) can be applied to the fivephase induction motor DTC control, resulting in considerable torque ripple reduction over the lookup table method. Based on the decoupled system model, the current distortion issue due to lack of back EMF for certain harmonics is analysed. Two equally effective SVM schemes with the harmonic cancellation effect are introduced to solve this problem. To analyse the DTC control torque ripple, an insightful perspective (also applicable to 3-phase analysis) is introduced to predict the torque ripple pattern evolution with changing motor speed and stator flux angular position. Therefore the switching sequence for lowest torque ripple can be determined and rearranged online.
A Sub-1-V 15-ppm/ C CMOS Band gap Voltage Referenceijsrd.com
A sub-1-V CMOS band gap voltage reference requiring no low threshold voltage device is introduced in this paper. In a CMOS technology with vthn=vthp=0 9 V at 0 C, the minimum supply voltage of the proposed voltage reference is 0.98 V, and the maximum supply current is 18 A. A temperature coefficient of 15 ppm/ C from 0 C to 100 C is recorded after trimming. The active area of the circuit is about 0.24 mm2.
Optimization of Temperature Coefficient and Noise Analysis of MOSFET- Only Vo...IJERA Editor
The optimization of temperature coefficient and comparison of output noise of two MOSFET only voltage references are introduced. The circuit behavior is analytically described and the performance of the proposed circuits are confirmed through 180nm CMOS technology in virtuoso and the simulation results are presented. Both the circuits can be operated with supply voltage varies from 0.5-1.2V.The output voltage references varied over a temperature range of -25℃ to 50℃.
Direct Torque Control of A 5-Phase Induction Motorijsrd.com
In this paper an effective direct torque control (DTC) for a 5-phase induction motor with sinusoidal distributed windings is developed. First by coordinate transformation, the converter/motor models are represented by two independent equivalent d-q circuit models; and the 5- phase VSI input are decoupled into the torque producing and non-torque producing harmonics sets. Then with the torque production component of the induction motor model, the space vector modulation (SVM) can be applied to the fivephase induction motor DTC control, resulting in considerable torque ripple reduction over the lookup table method. Based on the decoupled system model, the current distortion issue due to lack of back EMF for certain harmonics is analysed. Two equally effective SVM schemes with the harmonic cancellation effect are introduced to solve this problem. To analyse the DTC control torque ripple, an insightful perspective (also applicable to 3-phase analysis) is introduced to predict the torque ripple pattern evolution with changing motor speed and stator flux angular position. Therefore the switching sequence for lowest torque ripple can be determined and rearranged online.
A Sub-1-V 15-ppm/ C CMOS Band gap Voltage Referenceijsrd.com
A sub-1-V CMOS band gap voltage reference requiring no low threshold voltage device is introduced in this paper. In a CMOS technology with vthn=vthp=0 9 V at 0 C, the minimum supply voltage of the proposed voltage reference is 0.98 V, and the maximum supply current is 18 A. A temperature coefficient of 15 ppm/ C from 0 C to 100 C is recorded after trimming. The active area of the circuit is about 0.24 mm2.
This project uses the application of the LM317 voltage regulator to create a voltage regulator supply. Since the component cannot be found, we used the LT1083, a fairly similar component that shares the same features as the LM317. The predicted voltage output is shown below and is derived from the LM317’s data sheet. We also ran simulated output voltages using LT Spice. Lastly, we built the actual circuit and used a voltmeter to gather physical data.
A Sub-Region Based Space Vector Modulation Scheme for Dual 2-Level Inverter S...IJECEIAES
This paper deals the implementation of 3-level output voltage using dual 2level inverter with control of sub-region based Space Vector Modulation (SR-SVM). Switching loss and voltage stress are the most important issues in multilevel inverters, for keep away from these problems dual inverter system executed. Using this proposed system, the conventional 3-level inverter voltage vectors and switching vectors can be located. In neutral point clamped multilevel inverter, it carries more load current fluctuations due to the DC link capacitors and it requires large capacitors. Based on the subregion SVM used to control IGBT switches placed in the dual inverter system. The proposed system improves the output voltage with reduced harmonic content with improved dc voltage utilisation. The simulation and hardware results are verified using matlab/simulink and dsPIC microcontroller.
This manual is very much useful for PG students belongs to ME Power Electronics and Drives
By
M.MURUGANANDAM. M.E.,(Ph.D).,MIEEE.,MISTE,
Assistant Professor & Head / EIE,
Muthayammal Engineering College,
Rasipuram,
Namakkal-637 408.
Cell No: 9965768327
Design and Development of Digital control based Asymmetric Multilevel Inverte...idescitation
Multilevel inverter is an effective topology for
increasing power demand and reducing harmonics of AC
waveforms. This paper presents an efficient seven-level
asymmetric cascaded multilevel inverter suited for renewable
energy applications. A digital control method employing flip-
flops has been proposed which reduces Total Harmonic
Distortion (THD) and switching losses compared to the
conventional PWM technique. Various performance
parameters namely THD, switching loss, first-order distortion
factor (DF1) and second-order distortion factor (DF2) is
analyzed and a simulation model of the proposed digital
control is developed in MATLAB/SIMULINK. Hardware
prototype will be built to validate the results.
In this paper the harmonic stability is investigated for multi paralleled three-phase photovoltaic inverters connected to grid. The causes to harmonically stabilize/destabilize the multi-paralleled PV inverters when tied to the grid isanalysed by the impedance-based stability criterion (IBSC). In this paper stability of the system is investigated by varying the grid inductance with constant grid resistance and also by varying load impedance while maintaining grid inductance constant. Stability of the multiple three phase inverters tied to the grid with different grid impedance, inductance value inparticular are analyzed. Overall system is stable up to grid inductance of5mH even though there is change in load admittance. It is concluded that system stability depends only on grid impedance. It is verified with Matlab Simulations.
Design, Modeling and control of modular multilevel converters (MMC) based hvd...Ghazal Falahi
Modular multilevel converter (MMC) is a relatively new and promising topology, which has gained a lot of interest in industry in the recent years due to its modular design and easy adaption for applications that require different power and voltage level, such as power transmission through HVDC. This presentation investigates the operation of MMC based HVDC systems and proposes new solutions to improve the performance of the system by using new devices and improving the control strategies.
This project uses the application of the LM317 voltage regulator to create a voltage regulator supply. Since the component cannot be found, we used the LT1083, a fairly similar component that shares the same features as the LM317. The predicted voltage output is shown below and is derived from the LM317’s data sheet. We also ran simulated output voltages using LT Spice. Lastly, we built the actual circuit and used a voltmeter to gather physical data.
A Sub-Region Based Space Vector Modulation Scheme for Dual 2-Level Inverter S...IJECEIAES
This paper deals the implementation of 3-level output voltage using dual 2level inverter with control of sub-region based Space Vector Modulation (SR-SVM). Switching loss and voltage stress are the most important issues in multilevel inverters, for keep away from these problems dual inverter system executed. Using this proposed system, the conventional 3-level inverter voltage vectors and switching vectors can be located. In neutral point clamped multilevel inverter, it carries more load current fluctuations due to the DC link capacitors and it requires large capacitors. Based on the subregion SVM used to control IGBT switches placed in the dual inverter system. The proposed system improves the output voltage with reduced harmonic content with improved dc voltage utilisation. The simulation and hardware results are verified using matlab/simulink and dsPIC microcontroller.
This manual is very much useful for PG students belongs to ME Power Electronics and Drives
By
M.MURUGANANDAM. M.E.,(Ph.D).,MIEEE.,MISTE,
Assistant Professor & Head / EIE,
Muthayammal Engineering College,
Rasipuram,
Namakkal-637 408.
Cell No: 9965768327
Design and Development of Digital control based Asymmetric Multilevel Inverte...idescitation
Multilevel inverter is an effective topology for
increasing power demand and reducing harmonics of AC
waveforms. This paper presents an efficient seven-level
asymmetric cascaded multilevel inverter suited for renewable
energy applications. A digital control method employing flip-
flops has been proposed which reduces Total Harmonic
Distortion (THD) and switching losses compared to the
conventional PWM technique. Various performance
parameters namely THD, switching loss, first-order distortion
factor (DF1) and second-order distortion factor (DF2) is
analyzed and a simulation model of the proposed digital
control is developed in MATLAB/SIMULINK. Hardware
prototype will be built to validate the results.
In this paper the harmonic stability is investigated for multi paralleled three-phase photovoltaic inverters connected to grid. The causes to harmonically stabilize/destabilize the multi-paralleled PV inverters when tied to the grid isanalysed by the impedance-based stability criterion (IBSC). In this paper stability of the system is investigated by varying the grid inductance with constant grid resistance and also by varying load impedance while maintaining grid inductance constant. Stability of the multiple three phase inverters tied to the grid with different grid impedance, inductance value inparticular are analyzed. Overall system is stable up to grid inductance of5mH even though there is change in load admittance. It is concluded that system stability depends only on grid impedance. It is verified with Matlab Simulations.
Design, Modeling and control of modular multilevel converters (MMC) based hvd...Ghazal Falahi
Modular multilevel converter (MMC) is a relatively new and promising topology, which has gained a lot of interest in industry in the recent years due to its modular design and easy adaption for applications that require different power and voltage level, such as power transmission through HVDC. This presentation investigates the operation of MMC based HVDC systems and proposes new solutions to improve the performance of the system by using new devices and improving the control strategies.
This paper provides a new approach to reducing high-order harmonics in 400 Hz inverter using a three-level neutral-point clamped (NPC) converter. A voltage control loop using the harmonic compensation combined with NPC clamping diode control technology. The capacitor voltage imbalance also causes harmonics in the output voltage. For 400 Hz inverter, maintain a balanced voltage between the two input (direct current) (DC) capacitors is difficult because the pulse width modulation (PWM) modulation frequency ratio is low compared to the frequency of the output voltage. A method of determining the current flowing into the capacitor to control the voltage on the two balanced capacitors to ensure fast response reversal is also given in this paper. The combination of a high-harmonic resonator controller and a neutral-point voltage controller working together on the 400 Hz NPC inverter structure is given in this paper.
N K Kaphungkui, "Two stage Cascade BJT Amplifierl", International Research Journal of Engineering and Technology (IRJET), Vol2,issue-01 March 2015. p-ISSN:2395-0056, e-ISSN:2395-0072. www.irjet.net ,published by Fast Track Publications
Abstract
Two stage BJT amplifiers for very small signal amplification is presented in this work. With maximum 20V supply voltage and 6mV peak to peak input signal, a fraction of input signal 130uV goes to the first pre amplifier stage and produces an output signal of 11.25V peak to peak at the second stage. The overall gain of the circuit is 86538 times the small signal appearing across the input terminal of the first stage. The design circuit works best for input voltage swing from 100uV peak to peak till 6 mv peak to peak signal voltage. The variation of amplifier gain wrt Vcc is also analyzed. From 7V till 20V if Vcc is varied the gain linearly increases. Maximum gain of 65.24db without output distortion is obtained when the supply voltage is 20V with the least bandwidth. Minimum gain of 31db is obtained with the least 7V voltage supply but having the highest bandwidth. The output noise voltage is from 1.6uV/Hz till 270uV/Hz as supply voltage increases. The main objective of this work is to optimized and enhanced both gain and bandwidth of the amplifier for very small and low frequency signal amplification.
What Does the PARKTRONIC Inoperative, See Owner's Manual Message Mean for You...Autohaus Service and Sales
Learn what "PARKTRONIC Inoperative, See Owner's Manual" means for your Mercedes-Benz. This message indicates a malfunction in the parking assistance system, potentially due to sensor issues or electrical faults. Prompt attention is crucial to ensure safety and functionality. Follow steps outlined for diagnosis and repair in the owner's manual.
Things to remember while upgrading the brakes of your carjennifermiller8137
Upgrading the brakes of your car? Keep these things in mind before doing so. Additionally, start using an OBD 2 GPS tracker so that you never miss a vehicle maintenance appointment. On top of this, a car GPS tracker will also let you master good driving habits that will let you increase the operational life of your car’s brakes.
Core technology of Hyundai Motor Group's EV platform 'E-GMP'Hyundai Motor Group
What’s the force behind Hyundai Motor Group's EV performance and quality?
Maximized driving performance and quick charging time through high-density battery pack and fast charging technology and applicable to various vehicle types!
Discover more about Hyundai Motor Group’s EV platform ‘E-GMP’!
5 Warning Signs Your BMW's Intelligent Battery Sensor Needs AttentionBertini's German Motors
IBS monitors and manages your BMW’s battery performance. If it malfunctions, you will have to deal with an array of electrical issues in your vehicle. Recognize warning signs like dimming headlights, frequent battery replacements, and electrical malfunctions to address potential IBS issues promptly.
Why Is Your BMW X3 Hood Not Responding To Release CommandsDart Auto
Experiencing difficulty opening your BMW X3's hood? This guide explores potential issues like mechanical obstruction, hood release mechanism failure, electrical problems, and emergency release malfunctions. Troubleshooting tips include basic checks, clearing obstructions, applying pressure, and using the emergency release.
Symptoms like intermittent starting and key recognition errors signal potential problems with your Mercedes’ EIS. Use diagnostic steps like error code checks and spare key tests. Professional diagnosis and solutions like EIS replacement ensure safe driving. Consult a qualified technician for accurate diagnosis and repair.
Fleet management these days is next to impossible without connected vehicle solutions. Why? Well, fleet trackers and accompanying connected vehicle management solutions tend to offer quite a few hard-to-ignore benefits to fleet managers and businesses alike. Let’s check them out!
Comprehensive program for Agricultural Finance, the Automotive Sector, and Empowerment . We will define the full scope and provide a detailed two-week plan for identifying strategic partners in each area within Limpopo, including target areas.:
1. Agricultural : Supporting Primary and Secondary Agriculture
• Scope: Provide support solutions to enhance agricultural productivity and sustainability.
• Target Areas: Polokwane, Tzaneen, Thohoyandou, Makhado, and Giyani.
2. Automotive Sector: Partnerships with Mechanics and Panel Beater Shops
• Scope: Develop collaborations with automotive service providers to improve service quality and business operations.
• Target Areas: Polokwane, Lephalale, Mokopane, Phalaborwa, and Bela-Bela.
3. Empowerment : Focusing on Women Empowerment
• Scope: Provide business support support and training to women-owned businesses, promoting economic inclusion.
• Target Areas: Polokwane, Thohoyandou, Musina, Burgersfort, and Louis Trichardt.
We will also prioritize Industrial Economic Zone areas and their priorities.
Sign up on https://profilesmes.online/welcome/
To be eligible:
1. You must have a registered business and operate in Limpopo
2. Generate revenue
3. Sectors : Agriculture ( primary and secondary) and Automative
Women and Youth are encouraged to apply even if you don't fall in those sectors.
Ever been troubled by the blinking sign and didn’t know what to do?
Here’s a handy guide to dashboard symbols so that you’ll never be confused again!
Save them for later and save the trouble!
In this presentation, we have discussed a very important feature of BMW X5 cars… the Comfort Access. Things that can significantly limit its functionality. And things that you can try to restore the functionality of such a convenient feature of your vehicle.
"Trans Failsafe Prog" on your BMW X5 indicates potential transmission issues requiring immediate action. This safety feature activates in response to abnormalities like low fluid levels, leaks, faulty sensors, electrical or mechanical failures, and overheating.
𝘼𝙣𝙩𝙞𝙦𝙪𝙚 𝙋𝙡𝙖𝙨𝙩𝙞𝙘 𝙏𝙧𝙖𝙙𝙚𝙧𝙨 𝙞𝙨 𝙫𝙚𝙧𝙮 𝙛𝙖𝙢𝙤𝙪𝙨 𝙛𝙤𝙧 𝙢𝙖𝙣𝙪𝙛𝙖𝙘𝙩𝙪𝙧𝙞𝙣𝙜 𝙩𝙝𝙚𝙞𝙧 𝙥𝙧𝙤𝙙𝙪𝙘𝙩𝙨. 𝙒𝙚 𝙝𝙖𝙫𝙚 𝙖𝙡𝙡 𝙩𝙝𝙚 𝙥𝙡𝙖𝙨𝙩𝙞𝙘 𝙜𝙧𝙖𝙣𝙪𝙡𝙚𝙨 𝙪𝙨𝙚𝙙 𝙞𝙣 𝙖𝙪𝙩𝙤𝙢𝙤𝙩𝙞𝙫𝙚 𝙖𝙣𝙙 𝙖𝙪𝙩𝙤 𝙥𝙖𝙧𝙩𝙨 𝙖𝙣𝙙 𝙖𝙡𝙡 𝙩𝙝𝙚 𝙛𝙖𝙢𝙤𝙪𝙨 𝙘𝙤𝙢𝙥𝙖𝙣𝙞𝙚𝙨 𝙗𝙪𝙮 𝙩𝙝𝙚 𝙜𝙧𝙖𝙣𝙪𝙡𝙚𝙨 𝙛𝙧𝙤𝙢 𝙪𝙨.
Over the 10 years, we have gained a strong foothold in the market due to our range's high quality, competitive prices, and time-lined delivery schedules.
1. EEN1046 Electronics III Experiment ECT2
FACULTY OF ENGINEERING
LAB SHEET
ELECTRONICS III
EEE1046
TRIMESTER 3 (2013/2014)
ECT2: Voltage Regulators
2. EEE1046 Electronics III Experiment ECT2I
1
EEE1046 Electronics III
Experiment ECT2: Voltage Regulators
1.0 Objective
i. To study the major parts of a voltage regulator and how they work
ii. To determine the load and line regulation of a voltage regulator
iii. To study the operation of a voltage regulator with constant current limiting
2.0 Apparatus
Equipment Required Components Required
Adjustable DC Power Supply 1 2N2222A BJT
[TO-92 plastic package]
3
Digital Multimeter 1 Resistor 10 [1/4W] 1
Breadboard 1 Resistor 47 [1/4W] 1
Resistor 1k [1/4W] 1
Resistor 3.9k [1/4W] 2
Resistor 10k [1/4W] 1
Resistor 220 [1/2W] 1
Potentiometer 1k [0.5W or 1W] 1
Potentiometer 10k [0.5W or 1W] 1
Ceramic capacitor 0.1F 1
Zener Diode 4.7V [0.5W]
[BZX55C4V7]
1
3.0 Introduction
Voltage regulator is used to provide a predetermined dc voltage VO which is not affected by
the amount of current drawn, temperature, nor the variation in the AC line voltage.
A linear series voltage regulator contains a control element [usually a transistor] which
always operates in the active region, hence the term “linear”. The control element is in
“series” between the unregulated line voltage and the regulated output voltage. When the
control element is a transistor, it is often referred to as the “pass transistor” as it “passes” the
required current to maintain the predetermined amount of regulated output voltage.
The main elements of a linear series voltage regulator include:
a) A control element
b) A reference voltage
c) An error detector
d) A sampling network
3. EEE1046 Electronics III Experiment ECT2I
2
Figure 3.1 below depicts the interconnection between these elements.
Control
element
Reference
voltage
Error detector
Sampling
network
Vin Vout
Figure 3.1 The major parts of a linear series voltage regulator
The basic operation of the linear series voltage regulator is as follows:
i. The error detector compares the reference voltage with a sample of the output voltage
ii. The output of the error detector is fed to the control element
iii. The control element causes the output voltage to increase or decrease until the sample
voltage equals the reference voltage
iv. When this occurs, the error voltage is zero and the control element is held in a stable
state
v. This will keep the output voltage relatively constant regardless of the load
requirements [within specific limits]
Figure 3.2 shows a linear series voltage regulator built with discrete components. A zener
diode is used to provide the reference voltage (VZ). The sampling network has a
potentiometer that acts as a variable voltage divider. A single transistor error detector [error
amplifier] amplifies the differential voltage between its inputs [VZ and VBQ2] causing an
immediate change in the base current of the pass transistor of the control element. When the
output voltage decreases for some reason, VBQ2 decreases. This reduces the differential
voltage of the error amplifier [since VZ is fixed], causing ICQ2 to decrease. A smaller ICQ2
reduces the voltage across R2 causing the base voltage of the pass transistor to increase. This
brings the output voltage back to its original level, as the control element allows more current
to pass through. On the other hand, if the output voltage increases for some reason, VBQ2
increases. This increases the differential voltage of the error amplifier causing its collector
current to increase. More collector current increases the voltage drop across R2, causing a
decrease in the base voltage of the pass transistor. This reduces the output voltage to its
original value as the control element limits the amount of current that can pass through.
4. EEE1046 Electronics III Experiment ECT2I
3
R1
R3
R4
Q1
Q2
R5
C1
D1
VS
R2
RL
+
–
VO
control
element
error
detector
reference
votlage sampling
netw ork
IO
Figure 3.2 Linear series voltage regulator with discrete components
Percent load regulation is one of the methods used to determine the relative quality or
effectiveness of a voltage regulator to maintain nominal or no-load regulation. The lower the
percent load regulation, the better the regulator is in keeping the output voltage at its nominal
value [the no-load voltage] for a particular load.
%100..%
FL
FLNL
V
VV
RL Eqn (1)
where VNL = the no-load output voltage [the output voltage when the load is open]
VFL = the full-load output voltage [the output voltage when the load current
demand is at its maximum value]
Another method of measurement that is commonly used to determine the relative quality or
effectiveness of regulation is source or line regulation. Line regulation is the variation in
output voltage that occurs when the unregulated input voltage increases or decreases by a
specified amount. The lower the percent line regulation, the better the regulator is in keeping
the output voltage constant when changes in line voltage occur.
%100..%
S
O
V
V
RS Eqn (2)
where VO = variation in output voltage
VS = variation in input voltage
3.1 Constant Current Limiting
Constant current limiting is a protection scheme that prevents damage to the pass transistor if
a short-circuit or large current demand occurs. Figure 3.3 shows a discrete series voltage
regulator with constant current limiting. The value of RSC is chosen to limit the pass transistor
current to a specified and safe level:
VBQ2
VZ
5. EEE1046 Electronics III Experiment ECT2I
4
(max)
)3(
(max)
)3(
RSC
QBE
PT
QBE
SC
I
V
I
V
R Eqn (3)
where IPT(max) is the maximum limited current through the pass transistor (IPT = IC(Q1))
IRSC(max) is the maximum limited current through the current limiting resistor, RSC
R3
R4
Q1
Q2
R5
C1
D1
RSC
Q3
R2
R1
RL
VS
constant
current
limiting
+
–
VO
IO
Figure 3.3 Series voltage regulator with constant current limiting
When the pass transistor current reaches IPT(max), Q3 turns ON and the base current (of Q1) is
diverted away from the pass transistor Q1, limiting the current through it to IPT(max). Under
short-circuit condition (VO = 0V), the output current will be:
2
)3()1(
(max)
R
VVV
II
QBEQBES
PTSC
- Eqn (4)
Since IPT(max) keeps Q3 ON with a base-emitter voltage of 0.7V, the current through RSC and
Q1 remains relatively constant.
The major disadvantage of constant current limiting is that a heatsink is usually required on
the pass transistor to prevent overheating damage. When a short-circuit occurs, almost the
entire line voltage is dropped across the pass transistor [VC(Q1) = VS, VE(Q1) = 0.7V]. Hence,
the power dissipation [PD = VCE(Q1)IPT(max)] of the pass transistor will be high. At large line
voltage, even small IPT(max) may require a heatsink. Heatsinking usually increases the cost and
board space of series voltage regulators. Figure 3.4 illustrates the relationship between the
output voltage and current when constant current limiting is employed. Note IO IPT = IC(Q1).
VBQ2
VZ
6. EEE1046 Electronics III Experiment ECT2I
5
VO
VO(nom)
IPT(max)
ISC
IO
Note: Normally the f eedback current is negligible
Figure 3.4 VO vs. IO for constant-current limiting protection scheme
4.0 Experiments
1. Instructor’s checks : Student is responsible to ask the instructor to check your
experimental results before proceeding to the next experiment. On-The-Spot Evaluation
will be carried out in the first exp.
2. BJTs and Zener diode checks: perform go/no-go testing as mentioned in Appendix A.
3. Importance to check your BJTs: You must check your BJTs. The number of burned
BJT will be recorded by the lab staff and penalty will be applied for burning > 1 BJT.
4. BJT burned cautions: Any form of short circuit between the collector (C) pin and the
base (B) pin will burn the BJT emitter junction (JE).
5. Setting up the DC Power Supply:
(a) Set DC Power Supply to 15V (power supply output has not connected to the circuit)
(b) Set the current scale switch to LO (if any)
(c) Set the current adjustment knob to about ¼ turn from the min position
(d) On the DC power supply unit, connect the “” output terminal to the “GND” terminal
Experimental Circuits:
R2
R1
1k
3.9k
Q1C E
B
VO
D1
VS
VZ
4.7V
Note: Q1, Q2 and Q3 are 2N2222A
+15V
10k
potQ2 CE
B
RL2
B
1k
pot
RL1
220
X
Y
A
IO
R3 3.9k
C1
0.1uF
R5
10k
R4
Space
reserved for
Exp 4.2 and
Exp 4.3
{VL}
J
Figure 4.1 (for Exp 4.1)
VB,Q1
VC1
7. EEE1046 Electronics III Experiment ECT2I
6
R2
R1
1k
3.9k
RSC
47
RSIE
10
Q1C E
B
VO
D1
VS
VZ
4.7V
Note: Q 1, Q2 and Q3 are 2N2222A
+15V
10k
potQ2 CE
B
Q3C E
B
RL2
B
1k
pot
RL1
220
X
Y
A
IO
R3 3.9k
C1
0.1uF
R5
10k
R4
Figure 4.2 (for Exp 4.2)
4.1 Load and Line Regulation
1. Construct the circuit as shown in Figure 4.1.
PRECAUTIONS to prevent to burn BJT Q1:
The emitter junction (JE) or the whole transistor Q1 can be burned in a short duration
(e.g. by a transient touching of connections) if any mistake occurs.
(i) JE gets burned: if there is a short circuit between the collector leg (or metal case)
and the base leg. [The metal case of BJT is internally connected to the collector].
(ii) Whole BJT gets burned: if there is a short circuit between the points A and B or the
emitter leg is shorted to the ground (0V).
Prevention Steps:
(i) Use connecting wires to connect component legs to the BJT legs.
(ii) Avoid too compact or messy circuit.
(iii) Double-check the circuit connections and the resistors used.
(iv) Precautions (e.g. measure VB,Q1 at the R2 leg which is connected to the base leg)
2. Before connect the power supply output to the circuit, set VS = 15V.
3. Analyze the circuit to predict the values of VB,Q1 (respect to ground), VC1, Io(min) (when RL
= RL1+RL2 = 1220Ω) and Io(max) (RL = 220Ω) for VO = +9V. Show your analysis in the
column provided in the Discussion part. These values are used for checking purposes.
4. Measure VD1 (the voltage across D1). This value should be around 4.7V DC.
5. With jumper wire J removed, adjust R4 to get VO = +9V. Record as no-load voltage VNL.
Measure and record VB,Q1 and VC1. These values should be around those in Step 3.
6. Connect the jumper J. Turn RL2 to Y side (max resistance). Let this is 0o position.
7. Measure VO and VRL1. Record VO value as the loaded voltage VL in Table 4.1(a). Check
VS with multimeter so that it is the same at each set of VL and VRL1 measurement.
8. Turn RL2 about 60o and record VL and VRL1 values. Repeat for every 60o turn in the same
direction.
9. Calculate and record IO = VRL1/RL1 and RL = VL/IO .
Note: IO at 0o and (max) angle should be around those predicted values in Step 3.
8. EEE1046 Electronics III Experiment ECT2I
7
10. Using the measured values, calculate [with Eqn (1)] the percent load regulation (%L.R.)
for each RL value in Table 4.1(a).
11. Turn RL2 to 0o position and record the output voltage as VO(nom) (Nominal output voltage)
and the diode D1 voltage as VZ(nom) in Table 4.1(b).
12. Decrease the DC input voltage from +15V to +12V (a change of 20% in the line voltage).
13. Measure and record VO as VO(min) and the diode D1 voltage as VZ(min) in Table 4.1(b).
14. Using the measured values, calculate [with Eqn (2)] the percent line regulation (%S.R.).
15. Ask the instructor to check your results. Show your last multimeter reading to the
instructor. On-The-Spot Evaluation: to be part of the Lab Performance Evaluation.
On-The-Spot Evaluation references:
BJT gets burned: -10% of ECT2 total mark per burned BJT if burned > 1 BJT
Equip. setup: bad (> 1 wrong setup) / average (1 wrong setup) / good (no mistake setup)
Values: bad (> 1 wrong value) / average (1 wrong value) / good (no wrong value)
Equipment setup: any equipment (power supply, multimeter, breadboard) - can be evaluated
at anytime along the whole lab session
Setup: Any mistakes in equipment wiring-connections and settings
Values: Any much different between theory & Exp, bad/wrong records, errors in calculations
from exp results
Note: Circuit is not working but experimental results are correct – Cheating (0 marks)
4.2 ConstantCurrentLimiting
1. Modify the circuit in Figure 4.1 to that of Figure 4.2.
CAUTIONS: Use connecting wires to connect component legs to the BJT legs. Double-
check the circuit connections. Set VS = 15V before connect its outputs to the circuit.
2. Analyze the circuit to predict Io(min) and VB,Q1(RLmax) (when RL = 1220) for Vo = +9V.
Assume Io IRSC. Show your analysis in the Discussion part.
3. Estimate IPT(max) based on Eqn (3). Assume VBE(Q3) = 0.7V. Show your analysis in the
Discussion part.
4. Analyze the circuit to predict Vo(RLmin) (RL = 220). Note Q3 has turned on causing Vo <
9V. Assume Io IRSC. Show your analysis in the Discussion part.
5. Turn RL2 to Y side (max resistance). Adjust R4 to get VO = +9V. Measure and record VD1
and VB,Q1(RLmax). Check with the value in Step 2.
6. Measure and record VO, VC1, VRL1 and VRSIE in Table 4.2.
7. Calculate IO = VRL1/RL1 and IE,Q1 = VRSIE/RSIE . Check with the value in Step 2.
8. To plot Vo versus Io, Io or Vo is changed in step of Io (2mA) or Vo (2V), depending on
the portion of the graph as shown in Figure 4.3 below.
NO direct IO measurement is required, instead measure VRL1 change (VRL1). Steps:
(a) calculate VRL1 = IoRL1 and then VRL1(next) = VRL1(present) + VRL1.
(b) measure VRL1 while adjusting RL2 to get about the reference VRL1(next) value.
9. Begin to measure at Io(min) and end at Vo(RLmin). Make sure there are VO, VC1, VRL1 and
VRSIE measurements at the point when Vo begins to drop significantly (at IPT(max)). Adjust
RL2 from Y to X side to change Io or Vo. Check with the values in Step 3 and Step 4.
9. EEE1046 Electronics III Experiment ECT2I
8
VO
VO(nom)
IPT(max)
ISC
IO
8V
6V
4V
VO(RLmin)
IO(min)
ΔIO = 2mA
[Begin]
[End]
ΔVO = 2V
Figure 4.3 Vo versus Io for constant-current limiting protection scheme
10. Plot VO versus IO and IE,Q1 (share the same x-axis) on Graph 4.2.
11. Ask the instructor to check your results. Show your last multimeter reading to the
instructor.
Report Submission
You are to submit your report immediately upon completion of the laboratory session.
End of Lab Sheet