SlideShare a Scribd company logo
Altera’s Role In Accelerating
the Internet of Things
Chris Balough
Senior Director, SoC Products
Key Points
2
FPGAs are used throughout the communications infrastructure
for flexibility, adaptability and faster time-to-market
Altera’s new SoC devices combine FPGA and ARM, making the network
more IoT-ready: intelligently flexible and adaptable
Explosive growth of IoT devices driving substantial new requirements
for the communications and datacenter infrastructure
Altera’s newest FPGAs and SoCs will help enable infrastructure
advancements to be IoT-ready
FPGAs are widening the technology gap vs. ASICs and ASSPs
Altera Overview
3
 Headquartered in Silicon Valley,
California; founded in 1983
 Industry’s first reprogrammable
logic semiconductors
 $1.73 billion in 2013 sales
 3,000 employees in more than
20 countries
 Leading supplier of FPGAs,
CPLDs and SoCs
Advanced Chip Development: Difficult ROI
4
65nm 40nm 28nm 20nm
$35 $52
$88
$156$175
$260
$440
$780
Revenue
Requirement
($M)
(to maintain R&D
costs at 20% of
Revenue)
 Stay on lagging node  less competitive for design wins
 Move to advanced node  higher ROI hurdle“A Difficult Choice”
Total
Development
Costs ($M)


Development Cost Source: IBS
FPGAAdvantage: Aggregating Demand From Many Markets
Allows Ongoing Investment in New Process Nodes
5
FPGAs: Growing Gap vs. ASIC/ASSP
180 nm
130 nm
90 nm
45 nm
180 nm
130 nm
90 nm
65 nm
45 nm
28 nm
20 nm
Primary FPGA
Process Node
Primary ASIC
Process Node
Source: Altera; data applies to new design starts.
40 nm 40 nm
32 nm 32 nm
28 nm
22 nm
65 nm
2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013
TECHNOLOGY
GAP
Generation 10 – A Complete Portfolio of SoCs and FPGAs
6
Intel 14 nm Tri-gateTSMC 20 nm
High EndMid RangeHigh Volume
To be announced.
SoC Roadmap: Getting “Smarter” with ARM Cores
7
Features&Performance
1st Generation
28 nm TSMC
1.05 GHz Dual
ARM Cortex™-A9 MPCore™
2nd Generation
20 nm TSMC
3rd Generation
14 nm Intel Tri-Gate
Quad ARM
Cortex™-A53 ARMv8
Processor
1.5 GHz Dual ARM
Cortex™-A9 MPCore™
More
Coming
Stratix 10 SoC: Altera’s Most Advanced Product Ever
8
QUAD 64-BIT PROCESSOR
ADVANCED TOOLS
1GHZ FPGA LOGIC
10 TFLOPS DSP
+
+
+
+
ALTERA®
SDK
FOR
OPENCL™
Altera In Communications: Infrastructure Enablement
Altera #1 FPGA In OTN; Data Center; Wireless Backhaul, Baseband, Radio
9
= FPGA Application
Wireless Example: Escape Microwave Modem
 Single-chip modem
 Altera Cyclone V FPGA:
flexibility, adaptability,
fast time-to-market
10
Wireline Example: 100G Multi-Service Platform Card
 Leading communications equipment vendor using Altera FPGA to
deliver highly integrated Multi-Service Platform
 FPGA allows flexibility, adaptability, and time-to-market
11
PCB
Broadcom
BCM88650
Switching
Solution
Altera
Stratix V
FPGA
 DMA engines
 Search Engine
 Acceleration
 Load balance
 Policies, Stats
Micron
RLDRAM3
Search
Engine
Interlaken
Intel
PCIe x8
Intel
PCIe x8
Intel
PCIe x8
Intel
PCIe x8
Micron
RLDRAM3
Search
Engine
Communications Infrastructure Before IoT
12
Client
Devices
Data
Centers
Comms
Infrastructure
Impact of IoT: Large Number of New Devices
13
Client
Devices
Data
Centers
Comms
Infrastructure
Impact of IoT: Infrastructure Capacity Must Expand
14
Client
Devices
Comms
Infrastructure
Data
Centers
Altera SoCs, FPGAs Accelerating the Internet of Things
15
SoC and FPGA-Enabled
Network Infrastructure
SoC and FPGA-Enabled
Accelerated Computing
SoC and FPGA-Enabled
IoT Gateways
+
16
Spotlight: FPGAs in the DataCenter
IBM Netezza 1000 Data Warehouse Appliance
17
Source: IBM Netezza 1000 Datasheet and “Teradata and IBM PureData System for Analytics Compared” White Paper from IBM.com
“IBM Netezza 1000 uses Field Programmable Gate Arrays
(or FPGAs) which have been programmed specifically to
handle large volumes of data very efficiently.
These FPGAs … removes I/O bottlenecks … creating a
significant turbocharger effect on system performance.”
“The visibility engine maintains …
compliance at streaming speeds. All
this work, … is achieved in an energy
efficient FPGA measuring just one
square inch. “
FPGAs can greatly enhance CPU-based data center processing by
accelerating algorithms and minimizing bottlenecks
FPGAs Increase Efficiency in the Data Center
 Massively parallel architecture
Has 10X-100X the number of computational units
Enables pipelined designs that perform multiple /
different instructions in a single clock cycle
Better localized memory avoids bottlenecks
 Programmability that enables
application-specific accelerators
18
10X+ increase in performance per watt
~1M Logic Elements
2,660 20-kbit Memory
Blocks
~2000 DSP Blocks
840 Programmable
I/O Blocks
Stratix V Architecture
Diversity of applications make ASSPs and ASICs impractical
Performance Per Watt Benchmarks
19
Platform
Power
(W)
Performance
(MT/sec)
Performance
/ Power
(MT/sec/W)
Intel Xeon
(w3690)
130 2070 15.92
nVidia Tesla
(C2075)
215 3240 15.07
Altera
FPGA
Accelerator
25 3602 144.08
Search – Unstructured Data Analytics (Document Filtering / Bloom Filter)
Source: Altera benchmarks; MT/sec = Million terms per second
~10X or more improvement in performance per watt
Performance Per Watt Benchmarks
20
Platform
Power
(W)
Performance
(MSIM/sec)
Performance
/ Power
(MSIM/sec/W)
Intel Xeon
(w3690)
130 32 0.25
nVidia Tesla
(C2075)
215 63 0.29
Altera
FPGA
Accelerator
25 170 7.40
Financial Modeling – (Option pricing, Monte Carlo Simulation/Heston model)
Source: Altera benchmarks; MSIM/sec = Million simulations per second
~10X or more improvement in performance per watt
OpenCL
Making FPGAs “Programmer-friendly”
 Open, royalty-free standard for parallel programming
 Altera is first and only FPGA supplier with proven OpenCL capability
 Development and evaluation at…
4 of the top 6 largest server suppliers
3 of the top 5 largest investment banks
21
HDL code
HW Engineers
C-based code
SW Developers
CPU GPU Ease of
Implementation
Best Performance
per Watt
FPGA
Stratix 10 Impact On Data Centers
22
 Faster data processing
2X searches, 2X transactions, 2X video operations
 Lower energy cost
>10X performance per watt improvement vs. alternatives
More servers in a rack
High speed, high-end FPGAs offer strategic
differentiation in data center market
PowerSoC
PowerSoC
PowerSoC
PowerSoC
Summary
23
FPGAs are used throughout the communications infrastructure
for flexibility, adaptability and faster time-to-market
Altera’s new SoC devices combine FPGA and ARM, making the network
more IoT-ready: intelligently flexible and adaptable
Explosive growth of IoT devices driving substantial new requirements
for the communications and datacenter infrastructure
Altera’s newest FPGAs and SoCs will help enable infrastructure
advancements to be IoT-ready
FPGAs are widening the technology gap vs. ASICs and ASSPs
Thank YouThank You
Chris Balough
Senior Director, SoC Products

More Related Content

What's hot

Stratix FPGA Overview
Stratix FPGA OverviewStratix FPGA Overview
Stratix FPGA Overview
Premier Farnell
 
DPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel Architecture
DPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel ArchitectureDPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel Architecture
DPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel Architecture
Jim St. Leger
 
SoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based socSoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based soc
Satya Harish
 
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
CAST, Inc.
 
Chiplets in Data Centers
Chiplets in Data CentersChiplets in Data Centers
Chiplets in Data Centers
ODSA Workgroup
 
CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST, Inc.
 
Increasing Throughput per Node for Content Delivery Networks
Increasing Throughput per Node for Content Delivery NetworksIncreasing Throughput per Node for Content Delivery Networks
Increasing Throughput per Node for Content Delivery Networks
DESMOND YUEN
 
NNSA Explorations: ARM for Supercomputing
NNSA Explorations: ARM for SupercomputingNNSA Explorations: ARM for Supercomputing
NNSA Explorations: ARM for Supercomputing
inside-BigData.com
 
2018 Intel AI Developer Conference Keynote
2018 Intel AI Developer Conference Keynote2018 Intel AI Developer Conference Keynote
2018 Intel AI Developer Conference Keynote
DESMOND YUEN
 
Soc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLMSoc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLMSubhash Iyer
 
SDN/NFV Building Block Introduction
SDN/NFV Building Block IntroductionSDN/NFV Building Block Introduction
SDN/NFV Building Block Introduction
Michelle Holley
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
Chili.CHIPS
 
NWU and HPC
NWU and HPCNWU and HPC
NWU and HPC
Wilhelm van Belkum
 
The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC Mohamed Youssery
 
Trackguard WTS brochure
Trackguard WTS brochureTrackguard WTS brochure
Trackguard WTS brochure
JenniferSmith747
 
Exceeding the Limits of Air Cooling to Unlock Greater Potential in HPC
Exceeding the Limits of Air Cooling to Unlock Greater Potential in HPCExceeding the Limits of Air Cooling to Unlock Greater Potential in HPC
Exceeding the Limits of Air Cooling to Unlock Greater Potential in HPC
inside-BigData.com
 
MPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CASTMPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CAST
CAST, Inc.
 
Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor CoreZen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
AMD
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
Verification Excellence
 

What's hot (20)

Stratix FPGA Overview
Stratix FPGA OverviewStratix FPGA Overview
Stratix FPGA Overview
 
DPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel Architecture
DPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel ArchitectureDPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel Architecture
DPDK Summit - 08 Sept 2014 - Intel - Networking Workloads on Intel Architecture
 
SoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based socSoC - altera's user-customizable arm-based soc
SoC - altera's user-customizable arm-based soc
 
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IPCost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
Cost-Effective System Continuation using Xilinx FPGAs and Legacy Processor IP
 
Chiplets in Data Centers
Chiplets in Data CentersChiplets in Data Centers
Chiplets in Data Centers
 
CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12CAST BA22 32-bit Processor Design Seminar, 2/1/12
CAST BA22 32-bit Processor Design Seminar, 2/1/12
 
Increasing Throughput per Node for Content Delivery Networks
Increasing Throughput per Node for Content Delivery NetworksIncreasing Throughput per Node for Content Delivery Networks
Increasing Throughput per Node for Content Delivery Networks
 
NNSA Explorations: ARM for Supercomputing
NNSA Explorations: ARM for SupercomputingNNSA Explorations: ARM for Supercomputing
NNSA Explorations: ARM for Supercomputing
 
2018 Intel AI Developer Conference Keynote
2018 Intel AI Developer Conference Keynote2018 Intel AI Developer Conference Keynote
2018 Intel AI Developer Conference Keynote
 
Soc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLMSoc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLM
 
SDN/NFV Building Block Introduction
SDN/NFV Building Block IntroductionSDN/NFV Building Block Introduction
SDN/NFV Building Block Introduction
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
NWU and HPC
NWU and HPCNWU and HPC
NWU and HPC
 
The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC The comparison between FPGA , ARDUINO , ASIC
The comparison between FPGA , ARDUINO , ASIC
 
No[1][1]
No[1][1]No[1][1]
No[1][1]
 
Trackguard WTS brochure
Trackguard WTS brochureTrackguard WTS brochure
Trackguard WTS brochure
 
Exceeding the Limits of Air Cooling to Unlock Greater Potential in HPC
Exceeding the Limits of Air Cooling to Unlock Greater Potential in HPCExceeding the Limits of Air Cooling to Unlock Greater Potential in HPC
Exceeding the Limits of Air Cooling to Unlock Greater Potential in HPC
 
MPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CASTMPU and MCU IP Cores from CAST
MPU and MCU IP Cores from CAST
 
Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor CoreZen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
Zen 2: The AMD 7nm Energy-Efficient High-Performance x86-64 Microprocessor Core
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
 

Viewers also liked

Track h asic prototyping - logtel
Track h   asic prototyping - logtelTrack h   asic prototyping - logtel
Track h asic prototyping - logtelchiportal
 
Altera SDK for OpenCL解体新書 : ホストとデバイスの関係
Altera SDK for OpenCL解体新書 : ホストとデバイスの関係Altera SDK for OpenCL解体新書 : ホストとデバイスの関係
Altera SDK for OpenCL解体新書 : ホストとデバイスの関係
Mr. Vengineer
 
Altera SDK for OpenCL解体新書 perlスクリプト編
Altera SDK for OpenCL解体新書 perlスクリプト編Altera SDK for OpenCL解体新書 perlスクリプト編
Altera SDK for OpenCL解体新書 perlスクリプト編
Mr. Vengineer
 
Using Xeon + FPGA for Accelerating HPC Workloads
Using Xeon + FPGA for Accelerating HPC WorkloadsUsing Xeon + FPGA for Accelerating HPC Workloads
Using Xeon + FPGA for Accelerating HPC Workloads
inside-BigData.com
 
Fpga computing
Fpga computingFpga computing
Fpga computing
rinnocente
 
電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた
電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた
電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた
Hiroki Nakahara
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
Amr Rashed
 

Viewers also liked (7)

Track h asic prototyping - logtel
Track h   asic prototyping - logtelTrack h   asic prototyping - logtel
Track h asic prototyping - logtel
 
Altera SDK for OpenCL解体新書 : ホストとデバイスの関係
Altera SDK for OpenCL解体新書 : ホストとデバイスの関係Altera SDK for OpenCL解体新書 : ホストとデバイスの関係
Altera SDK for OpenCL解体新書 : ホストとデバイスの関係
 
Altera SDK for OpenCL解体新書 perlスクリプト編
Altera SDK for OpenCL解体新書 perlスクリプト編Altera SDK for OpenCL解体新書 perlスクリプト編
Altera SDK for OpenCL解体新書 perlスクリプト編
 
Using Xeon + FPGA for Accelerating HPC Workloads
Using Xeon + FPGA for Accelerating HPC WorkloadsUsing Xeon + FPGA for Accelerating HPC Workloads
Using Xeon + FPGA for Accelerating HPC Workloads
 
Fpga computing
Fpga computingFpga computing
Fpga computing
 
電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた
電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた
電波望遠鏡用の分光器をAltera SDK for OpenCL使ってサクッと作ってみた
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 

Similar to Altera’s Role In Accelerating the Internet of Things

Altera FPGA Marketing Report
Altera FPGA Marketing ReportAltera FPGA Marketing Report
Altera FPGA Marketing Report
mopplayer6
 
Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002
MOHAMMED FURQHAN
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
jpsvenn
 
Manufacturing pov jeff green 2016 v2
Manufacturing pov jeff green 2016 v2Manufacturing pov jeff green 2016 v2
Manufacturing pov jeff green 2016 v2
Jeff Green
 
Huawei Innovative ICT Solutions, CeBIT
Huawei Innovative ICT Solutions, CeBITHuawei Innovative ICT Solutions, CeBIT
Huawei Innovative ICT Solutions, CeBIT
Huawei Enterprise
 
[Advantech] ADAM-3600 training kit and Taglink
[Advantech]  ADAM-3600 training kit and Taglink[Advantech]  ADAM-3600 training kit and Taglink
[Advantech] ADAM-3600 training kit and Taglink
Ming-Hung Hseih
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
FPGA Central
 
cisco-sf350-48mp-datasheet.pdf
cisco-sf350-48mp-datasheet.pdfcisco-sf350-48mp-datasheet.pdf
cisco-sf350-48mp-datasheet.pdf
Hi-Network.com
 
POLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overviewPOLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overview
Alexander Grudanov
 
Get More for Less with the New Cisco Catalyst 6840-X Series Switch
Get More for Less with the New Cisco Catalyst 6840-X Series SwitchGet More for Less with the New Cisco Catalyst 6840-X Series Switch
Get More for Less with the New Cisco Catalyst 6840-X Series Switch
Cisco Enterprise Networks
 
Connectivity for the data centric era
Connectivity for the data centric eraConnectivity for the data centric era
Connectivity for the data centric era
DESMOND YUEN
 
Intels presentation at blue line industrial computer seminar
Intels presentation at blue line industrial computer seminarIntels presentation at blue line industrial computer seminar
Intels presentation at blue line industrial computer seminar
Blue Line
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
Rameez Raja
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Arvind Kumar
 
cisco-sg350-28p-datasheet.pdf
cisco-sg350-28p-datasheet.pdfcisco-sg350-28p-datasheet.pdf
cisco-sg350-28p-datasheet.pdf
Hi-Network.com
 
cisco-cbs350-48t-4x-datasheet.pdf
cisco-cbs350-48t-4x-datasheet.pdfcisco-cbs350-48t-4x-datasheet.pdf
cisco-cbs350-48t-4x-datasheet.pdf
Hi-Network.com
 
cisco-cbs350-48p-4x-datasheet.pdf
cisco-cbs350-48p-4x-datasheet.pdfcisco-cbs350-48p-4x-datasheet.pdf
cisco-cbs350-48p-4x-datasheet.pdf
Hi-Network.com
 
Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...
Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...
Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...
Embarcados
 
ASIX AX58400 EtherCAT to IO-Link Gateway Solution Introduction
ASIX AX58400 EtherCAT to IO-Link Gateway Solution IntroductionASIX AX58400 EtherCAT to IO-Link Gateway Solution Introduction
ASIX AX58400 EtherCAT to IO-Link Gateway Solution Introduction
ASIX Electronics Corporation
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
PersiPersi1
 

Similar to Altera’s Role In Accelerating the Internet of Things (20)

Altera FPGA Marketing Report
Altera FPGA Marketing ReportAltera FPGA Marketing Report
Altera FPGA Marketing Report
 
Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
 
Manufacturing pov jeff green 2016 v2
Manufacturing pov jeff green 2016 v2Manufacturing pov jeff green 2016 v2
Manufacturing pov jeff green 2016 v2
 
Huawei Innovative ICT Solutions, CeBIT
Huawei Innovative ICT Solutions, CeBITHuawei Innovative ICT Solutions, CeBIT
Huawei Innovative ICT Solutions, CeBIT
 
[Advantech] ADAM-3600 training kit and Taglink
[Advantech]  ADAM-3600 training kit and Taglink[Advantech]  ADAM-3600 training kit and Taglink
[Advantech] ADAM-3600 training kit and Taglink
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
 
cisco-sf350-48mp-datasheet.pdf
cisco-sf350-48mp-datasheet.pdfcisco-sf350-48mp-datasheet.pdf
cisco-sf350-48mp-datasheet.pdf
 
POLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overviewPOLYTEDA PowerDRC/LVS overview
POLYTEDA PowerDRC/LVS overview
 
Get More for Less with the New Cisco Catalyst 6840-X Series Switch
Get More for Less with the New Cisco Catalyst 6840-X Series SwitchGet More for Less with the New Cisco Catalyst 6840-X Series Switch
Get More for Less with the New Cisco Catalyst 6840-X Series Switch
 
Connectivity for the data centric era
Connectivity for the data centric eraConnectivity for the data centric era
Connectivity for the data centric era
 
Intels presentation at blue line industrial computer seminar
Intels presentation at blue line industrial computer seminarIntels presentation at blue line industrial computer seminar
Intels presentation at blue line industrial computer seminar
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions
 
cisco-sg350-28p-datasheet.pdf
cisco-sg350-28p-datasheet.pdfcisco-sg350-28p-datasheet.pdf
cisco-sg350-28p-datasheet.pdf
 
cisco-cbs350-48t-4x-datasheet.pdf
cisco-cbs350-48t-4x-datasheet.pdfcisco-cbs350-48t-4x-datasheet.pdf
cisco-cbs350-48t-4x-datasheet.pdf
 
cisco-cbs350-48p-4x-datasheet.pdf
cisco-cbs350-48p-4x-datasheet.pdfcisco-cbs350-48p-4x-datasheet.pdf
cisco-cbs350-48p-4x-datasheet.pdf
 
Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...
Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...
Webinar Renesas - IoT é Segura? Com Renesas Synergy sim! E o SSP 1.5 tornou a...
 
ASIX AX58400 EtherCAT to IO-Link Gateway Solution Introduction
ASIX AX58400 EtherCAT to IO-Link Gateway Solution IntroductionASIX AX58400 EtherCAT to IO-Link Gateway Solution Introduction
ASIX AX58400 EtherCAT to IO-Link Gateway Solution Introduction
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 

More from Altera Corporation

Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2
Altera Corporation
 
Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010
Altera Corporation
 
Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010
Altera Corporation
 
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010Altera Corporation
 
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010Altera Corporation
 
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010Altera Corporation
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Altera Corporation
 
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010Altera Corporation
 
Altera Cyclone IV FPGA Customer Presentation
Altera Cyclone IV FPGA Customer PresentationAltera Cyclone IV FPGA Customer Presentation
Altera Cyclone IV FPGA Customer Presentation
Altera Corporation
 

More from Altera Corporation (9)

Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2Upgrade Your Broadcast System to PCIe Gen2
Upgrade Your Broadcast System to PCIe Gen2
 
Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010Nios II Embedded Processor: Embedded World 2010
Nios II Embedded Processor: Embedded World 2010
 
Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010Industrial Safety: Embedded World 2010
Industrial Safety: Embedded World 2010
 
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
IXXAT--Industrial Ethernet Challenges/Solutions: Embedded World 2010
 
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
Adv. FPGA Motor Control--EBV & Univ. of Koln: Embedded World 2010
 
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
Benefits of Using FPGAs for Embedded Processing: Embedded World 2010
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
 
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
AMC & VPX Form Factor Boards With High Speed SERDES: Embedded World 2010
 
Altera Cyclone IV FPGA Customer Presentation
Altera Cyclone IV FPGA Customer PresentationAltera Cyclone IV FPGA Customer Presentation
Altera Cyclone IV FPGA Customer Presentation
 

Recently uploaded

Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
UiPathCommunity
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
Prayukth K V
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Paige Cruz
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
Ralf Eggert
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
Pierluigi Pugliese
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Albert Hoitingh
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
Kari Kakkonen
 
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™
UiPathCommunity
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Aggregage
 
Free Complete Python - A step towards Data Science
Free Complete Python - A step towards Data ScienceFree Complete Python - A step towards Data Science
Free Complete Python - A step towards Data Science
RinaMondal9
 

Recently uploaded (20)

Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
 
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
 
Free Complete Python - A step towards Data Science
Free Complete Python - A step towards Data ScienceFree Complete Python - A step towards Data Science
Free Complete Python - A step towards Data Science
 

Altera’s Role In Accelerating the Internet of Things

  • 1. Altera’s Role In Accelerating the Internet of Things Chris Balough Senior Director, SoC Products
  • 2. Key Points 2 FPGAs are used throughout the communications infrastructure for flexibility, adaptability and faster time-to-market Altera’s new SoC devices combine FPGA and ARM, making the network more IoT-ready: intelligently flexible and adaptable Explosive growth of IoT devices driving substantial new requirements for the communications and datacenter infrastructure Altera’s newest FPGAs and SoCs will help enable infrastructure advancements to be IoT-ready FPGAs are widening the technology gap vs. ASICs and ASSPs
  • 3. Altera Overview 3  Headquartered in Silicon Valley, California; founded in 1983  Industry’s first reprogrammable logic semiconductors  $1.73 billion in 2013 sales  3,000 employees in more than 20 countries  Leading supplier of FPGAs, CPLDs and SoCs
  • 4. Advanced Chip Development: Difficult ROI 4 65nm 40nm 28nm 20nm $35 $52 $88 $156$175 $260 $440 $780 Revenue Requirement ($M) (to maintain R&D costs at 20% of Revenue)  Stay on lagging node  less competitive for design wins  Move to advanced node  higher ROI hurdle“A Difficult Choice” Total Development Costs ($M)   Development Cost Source: IBS FPGAAdvantage: Aggregating Demand From Many Markets Allows Ongoing Investment in New Process Nodes
  • 5. 5 FPGAs: Growing Gap vs. ASIC/ASSP 180 nm 130 nm 90 nm 45 nm 180 nm 130 nm 90 nm 65 nm 45 nm 28 nm 20 nm Primary FPGA Process Node Primary ASIC Process Node Source: Altera; data applies to new design starts. 40 nm 40 nm 32 nm 32 nm 28 nm 22 nm 65 nm 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 TECHNOLOGY GAP
  • 6. Generation 10 – A Complete Portfolio of SoCs and FPGAs 6 Intel 14 nm Tri-gateTSMC 20 nm High EndMid RangeHigh Volume To be announced.
  • 7. SoC Roadmap: Getting “Smarter” with ARM Cores 7 Features&Performance 1st Generation 28 nm TSMC 1.05 GHz Dual ARM Cortex™-A9 MPCore™ 2nd Generation 20 nm TSMC 3rd Generation 14 nm Intel Tri-Gate Quad ARM Cortex™-A53 ARMv8 Processor 1.5 GHz Dual ARM Cortex™-A9 MPCore™ More Coming
  • 8. Stratix 10 SoC: Altera’s Most Advanced Product Ever 8 QUAD 64-BIT PROCESSOR ADVANCED TOOLS 1GHZ FPGA LOGIC 10 TFLOPS DSP + + + + ALTERA® SDK FOR OPENCL™
  • 9. Altera In Communications: Infrastructure Enablement Altera #1 FPGA In OTN; Data Center; Wireless Backhaul, Baseband, Radio 9 = FPGA Application
  • 10. Wireless Example: Escape Microwave Modem  Single-chip modem  Altera Cyclone V FPGA: flexibility, adaptability, fast time-to-market 10
  • 11. Wireline Example: 100G Multi-Service Platform Card  Leading communications equipment vendor using Altera FPGA to deliver highly integrated Multi-Service Platform  FPGA allows flexibility, adaptability, and time-to-market 11 PCB Broadcom BCM88650 Switching Solution Altera Stratix V FPGA  DMA engines  Search Engine  Acceleration  Load balance  Policies, Stats Micron RLDRAM3 Search Engine Interlaken Intel PCIe x8 Intel PCIe x8 Intel PCIe x8 Intel PCIe x8 Micron RLDRAM3 Search Engine
  • 12. Communications Infrastructure Before IoT 12 Client Devices Data Centers Comms Infrastructure
  • 13. Impact of IoT: Large Number of New Devices 13 Client Devices Data Centers Comms Infrastructure
  • 14. Impact of IoT: Infrastructure Capacity Must Expand 14 Client Devices Comms Infrastructure Data Centers
  • 15. Altera SoCs, FPGAs Accelerating the Internet of Things 15 SoC and FPGA-Enabled Network Infrastructure SoC and FPGA-Enabled Accelerated Computing SoC and FPGA-Enabled IoT Gateways +
  • 16. 16 Spotlight: FPGAs in the DataCenter
  • 17. IBM Netezza 1000 Data Warehouse Appliance 17 Source: IBM Netezza 1000 Datasheet and “Teradata and IBM PureData System for Analytics Compared” White Paper from IBM.com “IBM Netezza 1000 uses Field Programmable Gate Arrays (or FPGAs) which have been programmed specifically to handle large volumes of data very efficiently. These FPGAs … removes I/O bottlenecks … creating a significant turbocharger effect on system performance.” “The visibility engine maintains … compliance at streaming speeds. All this work, … is achieved in an energy efficient FPGA measuring just one square inch. “
  • 18. FPGAs can greatly enhance CPU-based data center processing by accelerating algorithms and minimizing bottlenecks FPGAs Increase Efficiency in the Data Center  Massively parallel architecture Has 10X-100X the number of computational units Enables pipelined designs that perform multiple / different instructions in a single clock cycle Better localized memory avoids bottlenecks  Programmability that enables application-specific accelerators 18 10X+ increase in performance per watt ~1M Logic Elements 2,660 20-kbit Memory Blocks ~2000 DSP Blocks 840 Programmable I/O Blocks Stratix V Architecture Diversity of applications make ASSPs and ASICs impractical
  • 19. Performance Per Watt Benchmarks 19 Platform Power (W) Performance (MT/sec) Performance / Power (MT/sec/W) Intel Xeon (w3690) 130 2070 15.92 nVidia Tesla (C2075) 215 3240 15.07 Altera FPGA Accelerator 25 3602 144.08 Search – Unstructured Data Analytics (Document Filtering / Bloom Filter) Source: Altera benchmarks; MT/sec = Million terms per second ~10X or more improvement in performance per watt
  • 20. Performance Per Watt Benchmarks 20 Platform Power (W) Performance (MSIM/sec) Performance / Power (MSIM/sec/W) Intel Xeon (w3690) 130 32 0.25 nVidia Tesla (C2075) 215 63 0.29 Altera FPGA Accelerator 25 170 7.40 Financial Modeling – (Option pricing, Monte Carlo Simulation/Heston model) Source: Altera benchmarks; MSIM/sec = Million simulations per second ~10X or more improvement in performance per watt
  • 21. OpenCL Making FPGAs “Programmer-friendly”  Open, royalty-free standard for parallel programming  Altera is first and only FPGA supplier with proven OpenCL capability  Development and evaluation at… 4 of the top 6 largest server suppliers 3 of the top 5 largest investment banks 21 HDL code HW Engineers C-based code SW Developers CPU GPU Ease of Implementation Best Performance per Watt FPGA
  • 22. Stratix 10 Impact On Data Centers 22  Faster data processing 2X searches, 2X transactions, 2X video operations  Lower energy cost >10X performance per watt improvement vs. alternatives More servers in a rack High speed, high-end FPGAs offer strategic differentiation in data center market PowerSoC PowerSoC PowerSoC PowerSoC
  • 23. Summary 23 FPGAs are used throughout the communications infrastructure for flexibility, adaptability and faster time-to-market Altera’s new SoC devices combine FPGA and ARM, making the network more IoT-ready: intelligently flexible and adaptable Explosive growth of IoT devices driving substantial new requirements for the communications and datacenter infrastructure Altera’s newest FPGAs and SoCs will help enable infrastructure advancements to be IoT-ready FPGAs are widening the technology gap vs. ASICs and ASSPs
  • 24. Thank YouThank You Chris Balough Senior Director, SoC Products

Editor's Notes

  1. Key column is the far right in each benchmark (performance metric per watt)- 10X to 30X better than MPU/GPY solutions- OpenCL makes these gains a possibility for sw engineers who don’t know how to code in HDL
  2. Key column is the far right in each benchmark (performance metric per watt)- 10X to 30X better than MPU/GPY solutions- OpenCL makes these gains a possibility for sw engineers who don’t know how to code in HDL
  3. historically, the huge population of sw programmers don’t access the performance per watt advantages of FPGAs b/c they only know how to program in C-code. Some of these programmers have made the leap to nVidia GPU’s because nVidia provided “CUDA”, which is a C-code capability for use on their GPUs. Meanwhile, HW engineers (probably outnumbered by SW engineers by about 10 sw to 1 hw) live in a hardware description language (HDL) world and they are the ones using FPGAs and getting great results (performance/power).- OpenCL is the key that unlocks the door for SW programmers, who need greater performance/watt, to gain access to the benefits of FPGA devices. This will allow Altera to access growth at the expense of MCU/MPU in a variety of applications both as a CPU offload (i.e., in conjunction with a processor) or fully displacing a CPU/MCU (SoC FPGA).Transition to next slide (may not be applicable due to changes in order of slides): Let’s look at Altera SoC FPGA and see why we are seeing some significant design win traction<click>