SlideShare a Scribd company logo

A low complexity turbo decoder architecture for energy-efficient wireless sensor networks

•Download as DOC, PDF•
•
E
Ecwaytech
1 of 1
LOW-COMPLEXITY TURBO DECODER ARCHITECTURE FOR ENERGY-EFFICIENT WIRELESS SENSOR NETWORKS ABSTRACT: Turbo codes have recently been considered for energy-constrained wireless communication applications, since they facilitate low transmission energy consumption. However, in order to reduce the overall energy consumption, lookup table-log-BCJR (LUTLog-BCJR) architectures having low processing energy consumption are required. In this paper, we decompose the LUT-Log-BCJR architecture into its most fundamental add compare select (ACS) operations and perform them using a novel low-complexity ACS unit. We demonstrate that our architecture employs an order of magnitude fewer gates than the most recent LUT-Log-BCJR architectures, facilitating a 71% energy consumption reduction. Compared to state-of-the-art maximum logarithmic Bahl-Cocke-Jelinek-Raviv implementations, our approach facilitates a 10% reduction in the overall energy consumption at ranges above 58 m.

Recommended

Design of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Design of Low Power Energy Efficient Carry Select Adder Using CMOS TechnologyDesign of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Design of Low Power Energy Efficient Carry Select Adder Using CMOS TechnologyAssociate Professor in VSB Coimbatore
 
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate DesignA Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate DesignIRJET Journal
 
VLSI projects 2014
VLSI projects 2014VLSI projects 2014
VLSI projects 2014Senthilvel S
 
Introduction
IntroductionIntroduction
IntroductionSenthilvel S
 
Hybrid Adder
Hybrid AdderHybrid Adder
Hybrid AdderGuru Prasanth
 
Coordinate Rotation-Based Low Complexity K-Means Clustering Architecture
Coordinate Rotation-Based Low Complexity K-Means Clustering ArchitectureCoordinate Rotation-Based Low Complexity K-Means Clustering Architecture
Coordinate Rotation-Based Low Complexity K-Means Clustering ArchitectureJAYAPRAKASH JPINFOTECH
 
Adiabatic Logic Based Low Power Carry Select Adder for future Technologies
Adiabatic Logic Based Low Power Carry Select Adder for future TechnologiesAdiabatic Logic Based Low Power Carry Select Adder for future Technologies
Adiabatic Logic Based Low Power Carry Select Adder for future TechnologiesIJMER
 
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...IJTET Journal
 

Recommended

Design of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Design of Low Power Energy Efficient Carry Select Adder Using CMOS TechnologyDesign of Low Power Energy Efficient Carry Select Adder Using CMOS Technology
Design of Low Power Energy Efficient Carry Select Adder Using CMOS TechnologyAssociate Professor in VSB Coimbatore
 
A Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate DesignA Review of Low Power Novel Gate Design
A Review of Low Power Novel Gate DesignIRJET Journal
 
VLSI projects 2014
VLSI projects 2014VLSI projects 2014
VLSI projects 2014Senthilvel S
 
Introduction
IntroductionIntroduction
IntroductionSenthilvel S
 
Hybrid Adder
Hybrid AdderHybrid Adder
Hybrid AdderGuru Prasanth
 
Coordinate Rotation-Based Low Complexity K-Means Clustering Architecture
Coordinate Rotation-Based Low Complexity K-Means Clustering ArchitectureCoordinate Rotation-Based Low Complexity K-Means Clustering Architecture
Coordinate Rotation-Based Low Complexity K-Means Clustering ArchitectureJAYAPRAKASH JPINFOTECH
 
Adiabatic Logic Based Low Power Carry Select Adder for future Technologies
Adiabatic Logic Based Low Power Carry Select Adder for future TechnologiesAdiabatic Logic Based Low Power Carry Select Adder for future Technologies
Adiabatic Logic Based Low Power Carry Select Adder for future TechnologiesIJMER
 
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...IJTET Journal
 
Hv3513651369
Hv3513651369Hv3513651369
Hv3513651369IJERA Editor
 
Energy consumption of vlsi decoders
Energy consumption of vlsi decodersEnergy consumption of vlsi decoders
Energy consumption of vlsi decodersjpstudcorner
 
Final ppt
Final pptFinal ppt
Final pptBhamidipati Gayatri
 
Implementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersImplementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersKumar Goud
 
Reference - Peak Management for Large Factory
Reference - Peak Management for Large FactoryReference - Peak Management for Large Factory
Reference - Peak Management for Large FactoryGyuhak Choi
 
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSI3E Technologies
 
Input output , heat rate characteristics and Incremental cost
Input output , heat rate characteristics and Incremental costInput output , heat rate characteristics and Incremental cost
Input output , heat rate characteristics and Incremental costEklavya Sharma
 
input output characteristics of thermal plant
input output characteristics of thermal plantinput output characteristics of thermal plant
input output characteristics of thermal plantmathamramesh
 
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderProject report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderssingh7603
 
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATORKICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATORijsrd.com
 
A generalized multilevel inverter topology with reduction of total standing v...
A generalized multilevel inverter topology with reduction of total standing v...A generalized multilevel inverter topology with reduction of total standing v...
A generalized multilevel inverter topology with reduction of total standing v...Asoka Technologies
 
On the optimal transmission policy in hybrid energy supply wireless communica...
On the optimal transmission policy in hybrid energy supply wireless communica...On the optimal transmission policy in hybrid energy supply wireless communica...
On the optimal transmission policy in hybrid energy supply wireless communica...MNIT Jaipur
 
Gy3412771280
Gy3412771280Gy3412771280
Gy3412771280IJERA Editor
 
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...IAEME Publication
 
8.4.1capacitorinseries&Parallel
8.4.1capacitorinseries&Parallel8.4.1capacitorinseries&Parallel
8.4.1capacitorinseries&ParallelTalia Carbis
 
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOGIMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOGInternational Journal of Technical Research & Application
 
Living with spina bifida 2nd draft
Living with spina bifida 2nd draftLiving with spina bifida 2nd draft
Living with spina bifida 2nd draftSharmin Miah
 
6 1 classify quadrilaterals
6 1 classify quadrilaterals6 1 classify quadrilaterals
6 1 classify quadrilateralsbwlomas
 
A graph based consensus maximization approach for combining multiple supervis...
A graph based consensus maximization approach for combining multiple supervis...A graph based consensus maximization approach for combining multiple supervis...
A graph based consensus maximization approach for combining multiple supervis...Ecwaytech
 
2014 ieee project java titles
2014 ieee project java titles2014 ieee project java titles
2014 ieee project java titlesEcwaytech
 
A current controller design for current source inverter fed ac machine drive ...
A current controller design for current source inverter fed ac machine drive ...A current controller design for current source inverter fed ac machine drive ...
A current controller design for current source inverter fed ac machine drive ...Ecwaytech
 
A new control method of interleaved single stage fly back ac–dc converter for...
A new control method of interleaved single stage fly back ac–dc converter for...A new control method of interleaved single stage fly back ac–dc converter for...
A new control method of interleaved single stage fly back ac–dc converter for...Ecwaytech
 

More Related Content

What's hot

Energy consumption of vlsi decoders
Energy consumption of vlsi decodersEnergy consumption of vlsi decoders
Energy consumption of vlsi decodersjpstudcorner
 
Implementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersImplementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersKumar Goud
 
Reference - Peak Management for Large Factory
Reference - Peak Management for Large FactoryReference - Peak Management for Large Factory
Reference - Peak Management for Large FactoryGyuhak Choi
 
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSI3E Technologies
 
Input output , heat rate characteristics and Incremental cost
Input output , heat rate characteristics and Incremental costInput output , heat rate characteristics and Incremental cost
Input output , heat rate characteristics and Incremental costEklavya Sharma
 
input output characteristics of thermal plant
input output characteristics of thermal plantinput output characteristics of thermal plant
input output characteristics of thermal plantmathamramesh
 
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderProject report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderssingh7603
 
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATORKICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATORijsrd.com
 
A generalized multilevel inverter topology with reduction of total standing v...
A generalized multilevel inverter topology with reduction of total standing v...A generalized multilevel inverter topology with reduction of total standing v...
A generalized multilevel inverter topology with reduction of total standing v...Asoka Technologies
 
On the optimal transmission policy in hybrid energy supply wireless communica...
On the optimal transmission policy in hybrid energy supply wireless communica...On the optimal transmission policy in hybrid energy supply wireless communica...
On the optimal transmission policy in hybrid energy supply wireless communica...MNIT Jaipur
 
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...IAEME Publication
 
8.4.1capacitorinseries&Parallel
8.4.1capacitorinseries&Parallel8.4.1capacitorinseries&Parallel
8.4.1capacitorinseries&ParallelTalia Carbis
 

What's hot (16)

Hv3513651369
Hv3513651369Hv3513651369
Hv3513651369
 
Energy consumption of vlsi decoders
Energy consumption of vlsi decodersEnergy consumption of vlsi decoders
Energy consumption of vlsi decoders
 
Final ppt
Final pptFinal ppt
Final ppt
 
Implementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersImplementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select Adders
 
Reference - Peak Management for Large Factory
Reference - Peak Management for Large FactoryReference - Peak Management for Large Factory
Reference - Peak Management for Large Factory
 
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKSENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
ENERGY EFFICIENT VIRTUAL NETWORK EMBEDDING FOR CLOUD NETWORKS
 
Input output , heat rate characteristics and Incremental cost
Input output , heat rate characteristics and Incremental costInput output , heat rate characteristics and Incremental cost
Input output , heat rate characteristics and Incremental cost
 
input output characteristics of thermal plant
input output characteristics of thermal plantinput output characteristics of thermal plant
input output characteristics of thermal plant
 
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderProject report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adder
 
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATORKICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
KICKBACK NOISE ANALYSIS OF LOW POWER COMPARATOR
 
A generalized multilevel inverter topology with reduction of total standing v...
A generalized multilevel inverter topology with reduction of total standing v...A generalized multilevel inverter topology with reduction of total standing v...
A generalized multilevel inverter topology with reduction of total standing v...
 
On the optimal transmission policy in hybrid energy supply wireless communica...
On the optimal transmission policy in hybrid energy supply wireless communica...On the optimal transmission policy in hybrid energy supply wireless communica...
On the optimal transmission policy in hybrid energy supply wireless communica...
 
Gy3412771280
Gy3412771280Gy3412771280
Gy3412771280
 
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...
 
8.4.1capacitorinseries&Parallel
8.4.1capacitorinseries&Parallel8.4.1capacitorinseries&Parallel
8.4.1capacitorinseries&Parallel
 
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOGIMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
IMPLEMENTATION OF 128-BIT SPARSE KOGGE-STONE ADDER USING VERILOG
 

Viewers also liked

Living with spina bifida 2nd draft
Living with spina bifida 2nd draftLiving with spina bifida 2nd draft
Living with spina bifida 2nd draftSharmin Miah
 
6 1 classify quadrilaterals
6 1 classify quadrilaterals6 1 classify quadrilaterals
6 1 classify quadrilateralsbwlomas
 
A graph based consensus maximization approach for combining multiple supervis...
A graph based consensus maximization approach for combining multiple supervis...A graph based consensus maximization approach for combining multiple supervis...
A graph based consensus maximization approach for combining multiple supervis...Ecwaytech
 
2014 ieee project java titles
2014 ieee project java titles2014 ieee project java titles
2014 ieee project java titlesEcwaytech
 
A current controller design for current source inverter fed ac machine drive ...
A current controller design for current source inverter fed ac machine drive ...A current controller design for current source inverter fed ac machine drive ...
A current controller design for current source inverter fed ac machine drive ...Ecwaytech
 
A new control method of interleaved single stage fly back ac–dc converter for...
A new control method of interleaved single stage fly back ac–dc converter for...A new control method of interleaved single stage fly back ac–dc converter for...
A new control method of interleaved single stage fly back ac–dc converter for...Ecwaytech
 
Présentation pour la Vespérale Cloud Computing
Présentation pour la Vespérale Cloud ComputingPrésentation pour la Vespérale Cloud Computing
Présentation pour la Vespérale Cloud ComputingVincent Rabah
 
A resource allocation scheme for scalable video multicast in wi max relay net...
A resource allocation scheme for scalable video multicast in wi max relay net...A resource allocation scheme for scalable video multicast in wi max relay net...
A resource allocation scheme for scalable video multicast in wi max relay net...Ecwaytech
 
Tugas Matematika 4 Bab 3
Tugas Matematika 4 Bab 3Tugas Matematika 4 Bab 3
Tugas Matematika 4 Bab 3gustiana_1408
 
A contest oriented project for learning intelligent mobile robots
A contest oriented project for learning intelligent mobile robotsA contest oriented project for learning intelligent mobile robots
A contest oriented project for learning intelligent mobile robotsEcwaytech
 
2014 ieee project dotnet titles
2014 ieee project dotnet titles2014 ieee project dotnet titles
2014 ieee project dotnet titlesEcwaytech
 
Languagelab 8.4 - Complex Sentences
Languagelab 8.4 - Complex SentencesLanguagelab 8.4 - Complex Sentences
Languagelab 8.4 - Complex SentencesDesignlab Innovation
 
Contaminación ambiental
Contaminación ambientalContaminación ambiental
Contaminación ambientalNicolecan18
 
Harga headlamp yamaha m-slaz thailand xabre pertamax7.com
Harga headlamp yamaha m-slaz thailand xabre pertamax7.com Harga headlamp yamaha m-slaz thailand xabre pertamax7.com
Harga headlamp yamaha m-slaz thailand xabre pertamax7.com Irfan pertamax7
 
2014 ieee project ns2 titles
2014 ieee project ns2 titles2014 ieee project ns2 titles
2014 ieee project ns2 titlesEcwaytech
 
Yitro group 1
Yitro group 1Yitro group 1
Yitro group 1el9360
 
2014 ieee powerelectronics
2014 ieee powerelectronics2014 ieee powerelectronics
2014 ieee powerelectronicsEcwaytech
 

Viewers also liked (20)

Living with spina bifida 2nd draft
Living with spina bifida 2nd draftLiving with spina bifida 2nd draft
Living with spina bifida 2nd draft
 
6 1 classify quadrilaterals
6 1 classify quadrilaterals6 1 classify quadrilaterals
6 1 classify quadrilaterals
 
A graph based consensus maximization approach for combining multiple supervis...
A graph based consensus maximization approach for combining multiple supervis...A graph based consensus maximization approach for combining multiple supervis...
A graph based consensus maximization approach for combining multiple supervis...
 
2014 ieee project java titles
2014 ieee project java titles2014 ieee project java titles
2014 ieee project java titles
 
A current controller design for current source inverter fed ac machine drive ...
A current controller design for current source inverter fed ac machine drive ...A current controller design for current source inverter fed ac machine drive ...
A current controller design for current source inverter fed ac machine drive ...
 
A new control method of interleaved single stage fly back ac–dc converter for...
A new control method of interleaved single stage fly back ac–dc converter for...A new control method of interleaved single stage fly back ac–dc converter for...
A new control method of interleaved single stage fly back ac–dc converter for...
 
Présentation pour la Vespérale Cloud Computing
Présentation pour la Vespérale Cloud ComputingPrésentation pour la Vespérale Cloud Computing
Présentation pour la Vespérale Cloud Computing
 
A resource allocation scheme for scalable video multicast in wi max relay net...
A resource allocation scheme for scalable video multicast in wi max relay net...A resource allocation scheme for scalable video multicast in wi max relay net...
A resource allocation scheme for scalable video multicast in wi max relay net...
 
Tugas Matematika 4 Bab 3
Tugas Matematika 4 Bab 3Tugas Matematika 4 Bab 3
Tugas Matematika 4 Bab 3
 
A contest oriented project for learning intelligent mobile robots
A contest oriented project for learning intelligent mobile robotsA contest oriented project for learning intelligent mobile robots
A contest oriented project for learning intelligent mobile robots
 
my work
my workmy work
my work
 
2014 ieee project dotnet titles
2014 ieee project dotnet titles2014 ieee project dotnet titles
2014 ieee project dotnet titles
 
Languagelab 8.4 - Complex Sentences
Languagelab 8.4 - Complex SentencesLanguagelab 8.4 - Complex Sentences
Languagelab 8.4 - Complex Sentences
 
Contaminación ambiental
Contaminación ambientalContaminación ambiental
Contaminación ambiental
 
Harga headlamp yamaha m-slaz thailand xabre pertamax7.com
Harga headlamp yamaha m-slaz thailand xabre pertamax7.com Harga headlamp yamaha m-slaz thailand xabre pertamax7.com
Harga headlamp yamaha m-slaz thailand xabre pertamax7.com
 
TRIP TO LONDON
TRIP TO LONDONTRIP TO LONDON
TRIP TO LONDON
 
2014 ieee project ns2 titles
2014 ieee project ns2 titles2014 ieee project ns2 titles
2014 ieee project ns2 titles
 
Yitro group 1
Yitro group 1Yitro group 1
Yitro group 1
 
2014 ieee powerelectronics
2014 ieee powerelectronics2014 ieee powerelectronics
2014 ieee powerelectronics
 
Cannon Poster
Cannon PosterCannon Poster
Cannon Poster
 

Similar to A low complexity turbo decoder architecture for energy-efficient wireless sensor networks

IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET Journal
 
A Survey on Low Power VLSI Designs
A Survey on Low Power VLSI Designs A Survey on Low Power VLSI Designs
A Survey on Low Power VLSI Designs IJEEE
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
 
Ultralow energy variation-aware design adder architecture study
Ultralow energy variation-aware design adder architecture studyUltralow energy variation-aware design adder architecture study
Ultralow energy variation-aware design adder architecture studyI3E Technologies
 
Ultralow energy variation-aware design; adder architecture study
Ultralow energy variation-aware design; adder architecture studyUltralow energy variation-aware design; adder architecture study
Ultralow energy variation-aware design; adder architecture studyI3E Technologies
 
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...VIT-AP University
 
Energy Efficient Design of Multiplexer Using Adiabatic logic
Energy Efficient Design of Multiplexer Using Adiabatic logicEnergy Efficient Design of Multiplexer Using Adiabatic logic
Energy Efficient Design of Multiplexer Using Adiabatic logicIJEEE
 
Analysis Of Optimization Techniques For Low Power VLSI Design
Analysis Of Optimization Techniques For Low Power VLSI DesignAnalysis Of Optimization Techniques For Low Power VLSI Design
Analysis Of Optimization Techniques For Low Power VLSI DesignAmy Cernava
 
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude ComparatorIRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude ComparatorIRJET Journal
 
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission GateLow Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission GateIJEEE
 
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr AlgorithmAn Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr AlgorithmIJERA Editor
 
Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...
Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...
Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...IJMTST Journal
 
HIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERS
HIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERSHIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERS
HIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERSLalitha Gosukonda
 
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYVLSICS Design
 
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYVLSICS Design
 
Research Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and ScienceResearch Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and Scienceresearchinventy
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderIRJET Journal
 

Similar to A low complexity turbo decoder architecture for energy-efficient wireless sensor networks (20)

IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
IRJET- A Implementation of High Speed On-Chip Monitoring Circuit by using SAR...
 
A Survey on Low Power VLSI Designs
A Survey on Low Power VLSI Designs A Survey on Low Power VLSI Designs
A Survey on Low Power VLSI Designs
 
55
5555
55
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
 
Ultralow energy variation-aware design adder architecture study
Ultralow energy variation-aware design adder architecture studyUltralow energy variation-aware design adder architecture study
Ultralow energy variation-aware design adder architecture study
 
Ultralow energy variation-aware design; adder architecture study
Ultralow energy variation-aware design; adder architecture studyUltralow energy variation-aware design; adder architecture study
Ultralow energy variation-aware design; adder architecture study
 
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
Low Power LC-Quadrature VCO with Superior Phase Noise Performance in 0.13 μmR...
 
Energy Efficient Design of Multiplexer Using Adiabatic logic
Energy Efficient Design of Multiplexer Using Adiabatic logicEnergy Efficient Design of Multiplexer Using Adiabatic logic
Energy Efficient Design of Multiplexer Using Adiabatic logic
 
Ijciet 10 02_068
Ijciet 10 02_068Ijciet 10 02_068
Ijciet 10 02_068
 
Analysis Of Optimization Techniques For Low Power VLSI Design
Analysis Of Optimization Techniques For Low Power VLSI DesignAnalysis Of Optimization Techniques For Low Power VLSI Design
Analysis Of Optimization Techniques For Low Power VLSI Design
 
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude ComparatorIRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
IRJET- A Novel Design of Hybrid 2 Bit Magnitude Comparator
 
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission GateLow Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission Gate
 
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr AlgorithmAn Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
An Energy-Efficient Lut-Log-Bcjr Architecture Using Constant Log Bcjr Algorithm
 
Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...
Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...
Modified CSKA Application in the Floating Point Adder using Carry Skip Adder ...
 
HIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERS
HIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERSHIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERS
HIGH-SPEED LOW-POWER VITERBI DECODER DESIGN FOR TCM DECODERS
 
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
 
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGYDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
 
Research Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and ScienceResearch Inventy: International Journal of Engineering and Science
Research Inventy: International Journal of Engineering and Science
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adder
 
Design of Multiplier using Low Power CMOS Technology
Design of Multiplier using Low Power CMOS TechnologyDesign of Multiplier using Low Power CMOS Technology
Design of Multiplier using Low Power CMOS Technology
 

A low complexity turbo decoder architecture for energy-efficient wireless sensor networks

  • 1. LOW-COMPLEXITY TURBO DECODER ARCHITECTURE FOR ENERGY-EFFICIENT WIRELESS SENSOR NETWORKS ABSTRACT: Turbo codes have recently been considered for energy-constrained wireless communication applications, since they facilitate low transmission energy consumption. However, in order to reduce the overall energy consumption, lookup table-log-BCJR (LUTLog-BCJR) architectures having low processing energy consumption are required. In this paper, we decompose the LUT-Log-BCJR architecture into its most fundamental add compare select (ACS) operations and perform them using a novel low-complexity ACS unit. We demonstrate that our architecture employs an order of magnitude fewer gates than the most recent LUT-Log-BCJR architectures, facilitating a 71% energy consumption reduction. Compared to state-of-the-art maximum logarithmic Bahl-Cocke-Jelinek-Raviv implementations, our approach facilitates a 10% reduction in the overall energy consumption at ranges above 58 m.