Programmable reversible logic is growing for a potential logic design type
concerning execution around advanced nanotechnology as well as quantum computing
with minimum effect upon circuit temperature production. Current improvements in
reversible logic utilizing additionally quantum computer calculations permit enhanced
computer structure plus arithmetical logic unit layouts. Since reversible circuits
continue to be fairly unique, the most significant study effect is found on the synthesis
of these circuits. Quantum-dot cellular automata (QCA) can be a promising part of
investigating at reversible computing. QCA-based design of the reversible 1-bit full
adder is using the Toffoli and Feynman gates have been achieved in this study. We
develop an improved reversible full adder with overflow detection to enhance
reliability. This component promises to complete the fundamental mathematical
functions of addition, subtraction alongside overflow detection, comparison, along with
logic procedures such as significance. Thus our design is very efficient and versatile
alongside lower quantity of lines as well as quantum cost. This work understands and
nurtures the necessity of reversible full adder for future revolutionary computing
technologies. In this paper, a reversible 1-bit full adder is proposed and compared with
other reversible full adders. Proposed gate performs better than existing methods and
ensures maximum logical operations like the full adder, full with less quantum cost
where other existing gates are not viable.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This document discusses the design of an energy efficient full adder cell using double pass transistor asynchronous adiabatic logic (DPTAAL). It first provides background on asynchronous circuits and adiabatic logic for low power applications. It then describes an existing DPTAAL full adder cell design and proposes a new design that uses a carry save adder to reduce addition of 3 numbers to 2 numbers. The document concludes that the new asynchronous adiabatic full adder cell design consumes less energy than conventional logic designs for frequencies from 100-200MHz, confirming its feasibility for low power applications.
Design and Optimization of GDI Based 1-bit comparator using Reverse Logicpaperpublications3
The document proposes a design and optimization of a 1-bit comparator circuit using reverse logic gates and Gate Diffusion Input (GDI) technique. Simulation results show the proposed comparator design using GDI technique with 18 transistors has lower power dissipation of 0.162mW compared to a CMOS design using 50 transistors with power dissipation of 1.715mW. The proposed design achieves power optimization through reduced transistor count and constant electric field scaling.
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift RegisterIJMTST Journal
The document describes a proposed area efficient pulsed clock generator using pulsed latch shift registers. Conventional shift registers use flip-flops which consume more power and area than latches. The proposed design uses pulsed latches instead of flip-flops to reduce power consumption and area. It solves the timing problem of using latches in shift registers by generating multiple non-overlapping delayed pulsed clock signals. Simulation results show the proposed shift register reduces power consumption by 27% and delay by 21% compared to a conventional flip-flop based shift register.
This document proposes a universal algorithm for stage switching in hypercube interconnection networks used in multi-core systems. It analyzes a 4-stage 16x16 hypercube network and derives a switching algorithm where the selection bit sequence changes at each stage in a predefined manner. This algorithm is then generalized for an n-stage hypercube network to establish relationships between the selection bit patterns at different stages. The proposed universal algorithm could be used for linear switching in hypercube networks of any size to efficiently design higher order interconnection blocks for multi-core systems.
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...VLSICS Design
The growing demand for energy constrained applications and portable devices have created a dire need for
ultra-low power circuits. Implantable biomedical devices such as pacemakers need ultra-low power
circuits for a better battery life for uninterrupted biomedical data processing. Circuits operating in subthreshold
region minimize the energy per operation, thus providing a better platform for energy
constrained implantable biomedical devices. This paper presents 8, 16 and 32-bit ultra-low power robust
Kogge-Stone adders with improved performance. These adders operate at subthreshold supply voltages
which can be used for low power implantable bio-medical devices such as pacemakers. To improve the
performance of these adders in sub-threshold region, forward body bias technique and multi-threshold
transistors are used. The adders are designed using NCSU 45nm bulk CMOS process library and the
simulations were performed using HSPICE circuit simulator. Quantitative power-performance analysis is
performed at slow-slow (SS), typical-typical (TT) and fast-fast (FF) corners clocked at 50 KHz for
temperature ranging from 25̊C to 120̊C. For a supply voltage 0.3V, all the adders had the least PDP. Using
0.3V as the supply voltage, multi threshold voltage and forward body biasing techniques were applied to
further improve the performance of the adders. The PDP obtained using the forward body biasing
technique shows an effective improvement compared to high threshold voltage and multi threshold voltage
techniques. The forward biasing technique maintains a balance between delay reduction and increase in
average power, thus reducing the power delay product when compared to the other two techniques.
The document summarizes a study comparing time series and artificial neural network (ANN) methods for short-term load forecasting of Covenant University, Nigeria. Load data from October 15-16, 2012 was used to develop forecasting models using moving average, exponential smoothing (time series methods) and ANN. The ANN model with inputs of previous load, time of day, day of week and weekday/weekend proved most accurate with a mean absolute deviation of 0.225, mean squared error of 0.095 and mean absolute percent error of 8.25, making it the best forecasting method according to the error measurements.
FEASIBILITY ANALYSIS OF A GRID-CONNECTED PV SYSTEM FOR HOME APPLICATIONWayan Santika
The objective of the present study is to provide technical and economical analyses of a grid-connected PV system for a small house located in Bukit Jimbaran, Bali. The peak load of the house during observation was 390 watt and the daily electricity consumption is about 4.7 kWh. HOMER, a renewable energy system software developed by National Renewable Energy Laboratory (NREL), was utilized for simulation and optimization. The house will be installed with a
grid-connected PV system which includes PV arrays, converters, and batteries (optional). The investment cost of the PV arrays is 3000 USD/kW and their lifetime, derating factor, and ground reflectance are 20 years, 90%, and 20%, respectively. The PV sizes to consider are 0.5, 1, 1.5, and 2 kilowatts. The grid applies a flat rate of about 0.1 USD/kWh.
The surplus energy of the PV system will be fed into the grid with a net metering system in which the meter run backward
when the excess energy is being fed into the grid. However, the sellback price is zero if energy sales exceed purchases. The converter costs 1000 USD per kilowatt. The economic inputs required by HOMER are the annual real interest rate and the lifetime of the project, which are 7% and 20 years, respectively. Results show that the proposed grid-connected PV system is technically viable. However, the grid-only system is still the most cost effective choice based on the net present cost (NPC) with the current price of 0.1 USD per kWh. The cheapest choice for the grid-connected PV system is when the PV and converter sizes are both 0.5 kW. The NPC of the PV system is 3,823 USD and its related cost of electricity (COE) is
0.209 USD/kWh. The renewable fraction of the system is 38%. Sensitivity analysis were also conducted with some scenarios such as reduction in PV prices, electricity price increases, and CO2 penalties.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This document discusses the design of an energy efficient full adder cell using double pass transistor asynchronous adiabatic logic (DPTAAL). It first provides background on asynchronous circuits and adiabatic logic for low power applications. It then describes an existing DPTAAL full adder cell design and proposes a new design that uses a carry save adder to reduce addition of 3 numbers to 2 numbers. The document concludes that the new asynchronous adiabatic full adder cell design consumes less energy than conventional logic designs for frequencies from 100-200MHz, confirming its feasibility for low power applications.
Design and Optimization of GDI Based 1-bit comparator using Reverse Logicpaperpublications3
The document proposes a design and optimization of a 1-bit comparator circuit using reverse logic gates and Gate Diffusion Input (GDI) technique. Simulation results show the proposed comparator design using GDI technique with 18 transistors has lower power dissipation of 0.162mW compared to a CMOS design using 50 transistors with power dissipation of 1.715mW. The proposed design achieves power optimization through reduced transistor count and constant electric field scaling.
Area Efficient Pulsed Clock Generator Using Pulsed Latch Shift RegisterIJMTST Journal
The document describes a proposed area efficient pulsed clock generator using pulsed latch shift registers. Conventional shift registers use flip-flops which consume more power and area than latches. The proposed design uses pulsed latches instead of flip-flops to reduce power consumption and area. It solves the timing problem of using latches in shift registers by generating multiple non-overlapping delayed pulsed clock signals. Simulation results show the proposed shift register reduces power consumption by 27% and delay by 21% compared to a conventional flip-flop based shift register.
This document proposes a universal algorithm for stage switching in hypercube interconnection networks used in multi-core systems. It analyzes a 4-stage 16x16 hypercube network and derives a switching algorithm where the selection bit sequence changes at each stage in a predefined manner. This algorithm is then generalized for an n-stage hypercube network to establish relationships between the selection bit patterns at different stages. The proposed universal algorithm could be used for linear switching in hypercube networks of any size to efficiently design higher order interconnection blocks for multi-core systems.
AN ULTRA-LOW POWER ROBUST KOGGESTONE ADDER AT SUB-THRESHOLD VOLTAGES FOR IMPL...VLSICS Design
The growing demand for energy constrained applications and portable devices have created a dire need for
ultra-low power circuits. Implantable biomedical devices such as pacemakers need ultra-low power
circuits for a better battery life for uninterrupted biomedical data processing. Circuits operating in subthreshold
region minimize the energy per operation, thus providing a better platform for energy
constrained implantable biomedical devices. This paper presents 8, 16 and 32-bit ultra-low power robust
Kogge-Stone adders with improved performance. These adders operate at subthreshold supply voltages
which can be used for low power implantable bio-medical devices such as pacemakers. To improve the
performance of these adders in sub-threshold region, forward body bias technique and multi-threshold
transistors are used. The adders are designed using NCSU 45nm bulk CMOS process library and the
simulations were performed using HSPICE circuit simulator. Quantitative power-performance analysis is
performed at slow-slow (SS), typical-typical (TT) and fast-fast (FF) corners clocked at 50 KHz for
temperature ranging from 25̊C to 120̊C. For a supply voltage 0.3V, all the adders had the least PDP. Using
0.3V as the supply voltage, multi threshold voltage and forward body biasing techniques were applied to
further improve the performance of the adders. The PDP obtained using the forward body biasing
technique shows an effective improvement compared to high threshold voltage and multi threshold voltage
techniques. The forward biasing technique maintains a balance between delay reduction and increase in
average power, thus reducing the power delay product when compared to the other two techniques.
The document summarizes a study comparing time series and artificial neural network (ANN) methods for short-term load forecasting of Covenant University, Nigeria. Load data from October 15-16, 2012 was used to develop forecasting models using moving average, exponential smoothing (time series methods) and ANN. The ANN model with inputs of previous load, time of day, day of week and weekday/weekend proved most accurate with a mean absolute deviation of 0.225, mean squared error of 0.095 and mean absolute percent error of 8.25, making it the best forecasting method according to the error measurements.
FEASIBILITY ANALYSIS OF A GRID-CONNECTED PV SYSTEM FOR HOME APPLICATIONWayan Santika
The objective of the present study is to provide technical and economical analyses of a grid-connected PV system for a small house located in Bukit Jimbaran, Bali. The peak load of the house during observation was 390 watt and the daily electricity consumption is about 4.7 kWh. HOMER, a renewable energy system software developed by National Renewable Energy Laboratory (NREL), was utilized for simulation and optimization. The house will be installed with a
grid-connected PV system which includes PV arrays, converters, and batteries (optional). The investment cost of the PV arrays is 3000 USD/kW and their lifetime, derating factor, and ground reflectance are 20 years, 90%, and 20%, respectively. The PV sizes to consider are 0.5, 1, 1.5, and 2 kilowatts. The grid applies a flat rate of about 0.1 USD/kWh.
The surplus energy of the PV system will be fed into the grid with a net metering system in which the meter run backward
when the excess energy is being fed into the grid. However, the sellback price is zero if energy sales exceed purchases. The converter costs 1000 USD per kilowatt. The economic inputs required by HOMER are the annual real interest rate and the lifetime of the project, which are 7% and 20 years, respectively. Results show that the proposed grid-connected PV system is technically viable. However, the grid-only system is still the most cost effective choice based on the net present cost (NPC) with the current price of 0.1 USD per kWh. The cheapest choice for the grid-connected PV system is when the PV and converter sizes are both 0.5 kW. The NPC of the PV system is 3,823 USD and its related cost of electricity (COE) is
0.209 USD/kWh. The renewable fraction of the system is 38%. Sensitivity analysis were also conducted with some scenarios such as reduction in PV prices, electricity price increases, and CO2 penalties.
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...VIT-AP University
Quantum-dot cellular automata is a nanoscale computation circuit design approach which computes bits via charges
among quantum-dot in the quantum cell of QCA. This technology has promises the feature of energy efficient and high
density in the era of high-speed nanotechnology. This article contributes a new nanoscale design of binary comparator
with less latency, area, and clock utilized. The proposed comparator architecture is robust and enjoys wire crossing
without any crossover, which needs only normal and rotated cells. All the simulation results and calculated parameters
are based on the QCADesigner tool. QCAPro tool based approach has been used to perform the energy dissipation
estimation of the new comparator architecture. A better primitives results as compared to state-of-art technology has
been achieved and good contribution in this area.
The optimal solution for unit commitment problem using binary hybrid grey wol...IJECEIAES
The aim of this work is to solve the unit commitment (UC) problem in power systems by calculating minimum production cost for the power generation and finding the best distribution of the generation among the units (units scheduling) using binary grey wolf optimizer based on particle swarm optimization (BGWOPSO) algorithm. The minimum production cost calculating is based on using the quadratic programming method and represents the global solution that must be arriving by the BGWOPSO algorithm then appearing units status (on or off). The suggested method was applied on “39 bus IEEE test systems”, the simulation results show the effectiveness of the suggested method over other algorithms in terms of minimizing of production cost and suggesting excellent scheduling of units.
Group Search Optimization technique is used to minimize reactive power generation in a power system. The objective is to control generator voltages to reduce reactive power production while meeting system constraints. IEEE 14-bus test system is used with 4 generator buses. Generator voltages are optimized using Group Search Optimization, which finds the minimum reactive power of 5.26 MVAR after 26 iterations. Reactive power and line losses are reduced compared to the base case, showing the effectiveness of the technique in minimizing reactive power generation.
The proposed Vedic multiplier is based on traditional Vedic Sutras multiplication techniques that were used to multiply numbers in the decimal system. It uses the "Urdhva Tiryagbhyam Sutra" and "Nikhilam Sutra" to multiply two numbers faster and with less area than other multipliers like booth and array multipliers. The Vedic multiplier proves to be highly efficient for applications like digital signal processing in terms of both speed and smaller area compared to other designs.
Economic Load Dispatch for Multi-Generator Systems with Units Having Nonlinea...IJAPEJOURNAL
This document presents an economic load dispatch problem that uses the Gravity Search Algorithm to minimize total generation costs for multi-generator power systems. It discusses how practical constraints like valve point loading, multi-fuel operation, and forbidden zones result in non-ideal, non-continuous generator cost curves. The Gravity Search Algorithm is applied to find the optimal dispatch schedule that accounts for these realistic cost functions and minimizes the total cost of generation while satisfying demand. The algorithm is tested on sample power systems and able to find solutions within acceptable timeframes that outperform traditional optimization methods for large, complex problems.
With the rise of containerization, as well as the established adoption of virtualization technologies, run-time power and energy management is becoming one of the key challenges in modern cloud computing. This is also fundamental as power consumption contributes to the 20% of the Total Cost of Ownership of a datacenter and energy costs will exceed hardware costs in the near future. In this context, several goals towards power optimization can be achieved. On the one hand, power capping can be enforced and on top of that the system should be able to maximize performance. On the other hand, when performance are critical, the system should be able to provide a minimum SLA and optimize power consumption without violating it. Within this context, we propose a common autonomic methodology based on the ODA control loop for containers and virtual machines. The proposed methodology is able to achieve 25% power savings for containers and can improve performance under a power cap for virtual machines.
The document describes a proposed intelligent load management system with renewable energy integration for smart homes. Some key points:
- It presents an evolutionary algorithm-based demand side management model for scheduling household appliances optimally based on time-of-use pricing while integrating renewable energy.
- The model aims to optimize appliance operation times to minimize electricity costs, reduce peak demand on the grid, and make use of generated renewable energy from sources like solar.
- It categorizes home energy users into traditional, smart, and smart prosumers (who also generate renewable energy) and develops models for each. The proposed system uses algorithms like binary particle swarm optimization to generate optimized appliance schedules.
- Key components include an advanced meter
This document summarizes a student's project on optimizing the cost of a roof-top solar power plant connected to the electric grid for residential use. The student analyzed:
1) Minimizing the home's electricity bill by using solar power during the day and storing excess in batteries for night, drawing from the grid as needed.
2) Maximizing the investment return over the system's lifespan by calculating the present value of savings from lowered electricity costs versus installation costs.
3) The results showed optimizing solar panel size and battery capacity could reduce the electricity bill by over $500 per year. Newer, cheaper technologies could provide a positive return on investment for a 25 panel, 8 kWh battery system.
32 bit×32 bit multiprecision razor based dynamicMastan Masthan
This document summarizes a research paper that presents a reconfigurable multiplier circuit that can dynamically adjust its precision, voltage, and frequency to minimize power consumption based on workload. It incorporates multiple smaller precision multipliers that can operate independently or in parallel. Razor flip-flops and dynamic voltage scaling are used to aggressively lower the voltage while ensuring correctness. Experimental results showed the design achieved up to 86.3% power reduction with only 11.1% area overhead compared to a fixed-width multiplier.
Combining both Plug-in Vehicles and Renewable Energy Resources for Unit Commi...IOSR Journals
This document presents a study that combines plug-in electric vehicles with vehicle-to-grid technology (V2G), renewable energy resources like wind and solar, and existing power plants, to optimize unit commitment in smart grids. The goal is to minimize total costs and emissions. A genetic algorithm is used to optimize scheduling of generation units, V2G vehicles providing spinning reserves, and time-varying renewable sources over a 24-hour period to meet load demand at lowest cost while satisfying constraints. Simulation results validate that integrating V2G and renewable energy sources can effectively reduce costs and emissions for the smart grid.
The CMOS faces challenges related to the increment in leakage-current to power-consumption. QCA is a promising alternative to overcome these challenges successfully. On the other hand, reversible logic plays a significant role in quantum-computing. Keeping this technique in mind, a conservative-reversible flip flops and counter are explored here which will bring QCA and reversible computing together in a singleplatform. In synthesizing, a reversible-conservative-quantum-cellular-automata (R-CQCA) is proposed. The proposed D, T, JK and dual-edge master-slave flip-flops advocate an improvement of 20%, 46.6%,
50%, and 36.66% respectively than its counterpart in quantum-cost. Further, the 100% fault-coverage
by stuck-fault is framed in R-CQCA, which can be useful for a tester to maintain data-integrity. Also, the R-CQCA layout is implemented in QCA, which achieve some parameters such as cell-complexity of 177, leakage-energy-dissipation of 0.1055 eV, and size of 0.24 mm2. Moreover, R-CQCA is better than FRG, RM, PPRG and MX-cqca regarding QCA-primitives are reported here.
Grid forming convertor technologies can provide the same benefit as synchronous generators in that they can generate their own voltage sources, hence act as ‘anchor’ generators. They can also provide fast-acting frequency response and are more stable in weak networks compared to grid following convertor technologies. However, they are currently not deployed at scale. Grid following convertor plant is currently deployed at scale within GB and can contribute to restoration but only in a supporting role. The Distributed ReStart project has commissioned work looking at how grid forming & grid following convertor technologies can support restoration. The initial results will be published in the “Assessment of Power Engineering Aspects of Black Start from DER” report on the webste at the end of July.
Presented approaches for generation of multiple clock gating domain parameterized PVT independent power abstracts for large IP blocks. We accomplish the gating domain parameterization through separation of the attribution of switching due to each single domain through a marking and tracing process, thereby precluding the need for separate domain by domain simulation to achieve the parameterization.
Experimental results comparing proposed approach on IP blocks of varying sizes from a real industry strength microprocessor design clearly highlight accuracy impact while keeping run time and model size increase in an acceptable range. In terms of extensions, we are exploring approaches where we could preserve each of the domains independently, for which we are looking into formulations based on constructing clock gating domain conflict hyper graphs and coloring them to determine domain interactions.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Multi-Objective Aspects of Distribution Network Volt-VAr OptimizationPower System Operation
This document discusses multi-objective optimization approaches for distribution network volt-var optimization (VVO). It presents two common multi-objective optimization techniques: the e-constraint method and weighted-sum method. The e-constraint method optimizes one objective function while setting the other objectives as constraints. The weighted-sum method assigns weighting coefficients to each objective and minimizes their sum. The document demonstrates these methods on a test distribution feeder with controllable capacitor banks and a solar farm, seeking to optimize both active and reactive power.
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...Saikiran perfect
This project compares 4 different 8-bit multipliers - Wallace tree, array, Baugh-Wooley, and Vedic multipliers - using Verilog code. Simulations show that Wallace tree multipliers consume more power than array multipliers. Array multipliers are preferred for low power applications. The project designs and simulates the multipliers to analyze power consumption and determine the best option for low power, high speed applications like DSP systems.
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
This document presents a charge recycling three-phase dual-rail pre-charge logic (CRTDPL) flip-flop design that aims to lower power consumption compared to traditional three-phase dual-rail pre-charge logic (TDPL). The CRTDPL inverter recycles charge stored at one output node during evaluation to partially charge the other output node in pre-charge, lowering power drawn from the supply. Simulation results show the CRTDPL inverter consumes up to 60% less power than a TDPL inverter. A CRTDPL flip-flop was also designed using two CRTDPL inverters and tested, showing around 50% lower power consumption than a TDPL flip
IRJET- A Novel Design of Hybrid 2 Bit Magnitude ComparatorIRJET Journal
This document proposes and evaluates several novel hybrid circuit designs for a 2-bit magnitude comparator that aim to reduce power consumption. It first describes existing comparator circuit designs using different logic styles and their limitations. It then introduces four new hybrid designs that combine Pass Transistor Logic (PTL) and Gate Diffusion Input (GDI) styles, and incorporates a Self Controllable Voltage Level (SVL) technique to further reduce power. Simulation results show the PTL-GDI 4 design with SVL achieves the greatest power reduction compared to conventional designs, demonstrating over 50% lower power consumption.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
Designing of an Energy-Efficient Nanoelectronics Architecture for Binary Comp...VIT-AP University
Quantum-dot cellular automata is a nanoscale computation circuit design approach which computes bits via charges
among quantum-dot in the quantum cell of QCA. This technology has promises the feature of energy efficient and high
density in the era of high-speed nanotechnology. This article contributes a new nanoscale design of binary comparator
with less latency, area, and clock utilized. The proposed comparator architecture is robust and enjoys wire crossing
without any crossover, which needs only normal and rotated cells. All the simulation results and calculated parameters
are based on the QCADesigner tool. QCAPro tool based approach has been used to perform the energy dissipation
estimation of the new comparator architecture. A better primitives results as compared to state-of-art technology has
been achieved and good contribution in this area.
The optimal solution for unit commitment problem using binary hybrid grey wol...IJECEIAES
The aim of this work is to solve the unit commitment (UC) problem in power systems by calculating minimum production cost for the power generation and finding the best distribution of the generation among the units (units scheduling) using binary grey wolf optimizer based on particle swarm optimization (BGWOPSO) algorithm. The minimum production cost calculating is based on using the quadratic programming method and represents the global solution that must be arriving by the BGWOPSO algorithm then appearing units status (on or off). The suggested method was applied on “39 bus IEEE test systems”, the simulation results show the effectiveness of the suggested method over other algorithms in terms of minimizing of production cost and suggesting excellent scheduling of units.
Group Search Optimization technique is used to minimize reactive power generation in a power system. The objective is to control generator voltages to reduce reactive power production while meeting system constraints. IEEE 14-bus test system is used with 4 generator buses. Generator voltages are optimized using Group Search Optimization, which finds the minimum reactive power of 5.26 MVAR after 26 iterations. Reactive power and line losses are reduced compared to the base case, showing the effectiveness of the technique in minimizing reactive power generation.
The proposed Vedic multiplier is based on traditional Vedic Sutras multiplication techniques that were used to multiply numbers in the decimal system. It uses the "Urdhva Tiryagbhyam Sutra" and "Nikhilam Sutra" to multiply two numbers faster and with less area than other multipliers like booth and array multipliers. The Vedic multiplier proves to be highly efficient for applications like digital signal processing in terms of both speed and smaller area compared to other designs.
Economic Load Dispatch for Multi-Generator Systems with Units Having Nonlinea...IJAPEJOURNAL
This document presents an economic load dispatch problem that uses the Gravity Search Algorithm to minimize total generation costs for multi-generator power systems. It discusses how practical constraints like valve point loading, multi-fuel operation, and forbidden zones result in non-ideal, non-continuous generator cost curves. The Gravity Search Algorithm is applied to find the optimal dispatch schedule that accounts for these realistic cost functions and minimizes the total cost of generation while satisfying demand. The algorithm is tested on sample power systems and able to find solutions within acceptable timeframes that outperform traditional optimization methods for large, complex problems.
With the rise of containerization, as well as the established adoption of virtualization technologies, run-time power and energy management is becoming one of the key challenges in modern cloud computing. This is also fundamental as power consumption contributes to the 20% of the Total Cost of Ownership of a datacenter and energy costs will exceed hardware costs in the near future. In this context, several goals towards power optimization can be achieved. On the one hand, power capping can be enforced and on top of that the system should be able to maximize performance. On the other hand, when performance are critical, the system should be able to provide a minimum SLA and optimize power consumption without violating it. Within this context, we propose a common autonomic methodology based on the ODA control loop for containers and virtual machines. The proposed methodology is able to achieve 25% power savings for containers and can improve performance under a power cap for virtual machines.
The document describes a proposed intelligent load management system with renewable energy integration for smart homes. Some key points:
- It presents an evolutionary algorithm-based demand side management model for scheduling household appliances optimally based on time-of-use pricing while integrating renewable energy.
- The model aims to optimize appliance operation times to minimize electricity costs, reduce peak demand on the grid, and make use of generated renewable energy from sources like solar.
- It categorizes home energy users into traditional, smart, and smart prosumers (who also generate renewable energy) and develops models for each. The proposed system uses algorithms like binary particle swarm optimization to generate optimized appliance schedules.
- Key components include an advanced meter
This document summarizes a student's project on optimizing the cost of a roof-top solar power plant connected to the electric grid for residential use. The student analyzed:
1) Minimizing the home's electricity bill by using solar power during the day and storing excess in batteries for night, drawing from the grid as needed.
2) Maximizing the investment return over the system's lifespan by calculating the present value of savings from lowered electricity costs versus installation costs.
3) The results showed optimizing solar panel size and battery capacity could reduce the electricity bill by over $500 per year. Newer, cheaper technologies could provide a positive return on investment for a 25 panel, 8 kWh battery system.
32 bit×32 bit multiprecision razor based dynamicMastan Masthan
This document summarizes a research paper that presents a reconfigurable multiplier circuit that can dynamically adjust its precision, voltage, and frequency to minimize power consumption based on workload. It incorporates multiple smaller precision multipliers that can operate independently or in parallel. Razor flip-flops and dynamic voltage scaling are used to aggressively lower the voltage while ensuring correctness. Experimental results showed the design achieved up to 86.3% power reduction with only 11.1% area overhead compared to a fixed-width multiplier.
Combining both Plug-in Vehicles and Renewable Energy Resources for Unit Commi...IOSR Journals
This document presents a study that combines plug-in electric vehicles with vehicle-to-grid technology (V2G), renewable energy resources like wind and solar, and existing power plants, to optimize unit commitment in smart grids. The goal is to minimize total costs and emissions. A genetic algorithm is used to optimize scheduling of generation units, V2G vehicles providing spinning reserves, and time-varying renewable sources over a 24-hour period to meet load demand at lowest cost while satisfying constraints. Simulation results validate that integrating V2G and renewable energy sources can effectively reduce costs and emissions for the smart grid.
The CMOS faces challenges related to the increment in leakage-current to power-consumption. QCA is a promising alternative to overcome these challenges successfully. On the other hand, reversible logic plays a significant role in quantum-computing. Keeping this technique in mind, a conservative-reversible flip flops and counter are explored here which will bring QCA and reversible computing together in a singleplatform. In synthesizing, a reversible-conservative-quantum-cellular-automata (R-CQCA) is proposed. The proposed D, T, JK and dual-edge master-slave flip-flops advocate an improvement of 20%, 46.6%,
50%, and 36.66% respectively than its counterpart in quantum-cost. Further, the 100% fault-coverage
by stuck-fault is framed in R-CQCA, which can be useful for a tester to maintain data-integrity. Also, the R-CQCA layout is implemented in QCA, which achieve some parameters such as cell-complexity of 177, leakage-energy-dissipation of 0.1055 eV, and size of 0.24 mm2. Moreover, R-CQCA is better than FRG, RM, PPRG and MX-cqca regarding QCA-primitives are reported here.
Grid forming convertor technologies can provide the same benefit as synchronous generators in that they can generate their own voltage sources, hence act as ‘anchor’ generators. They can also provide fast-acting frequency response and are more stable in weak networks compared to grid following convertor technologies. However, they are currently not deployed at scale. Grid following convertor plant is currently deployed at scale within GB and can contribute to restoration but only in a supporting role. The Distributed ReStart project has commissioned work looking at how grid forming & grid following convertor technologies can support restoration. The initial results will be published in the “Assessment of Power Engineering Aspects of Black Start from DER” report on the webste at the end of July.
Presented approaches for generation of multiple clock gating domain parameterized PVT independent power abstracts for large IP blocks. We accomplish the gating domain parameterization through separation of the attribution of switching due to each single domain through a marking and tracing process, thereby precluding the need for separate domain by domain simulation to achieve the parameterization.
Experimental results comparing proposed approach on IP blocks of varying sizes from a real industry strength microprocessor design clearly highlight accuracy impact while keeping run time and model size increase in an acceptable range. In terms of extensions, we are exploring approaches where we could preserve each of the domains independently, for which we are looking into formulations based on constructing clock gating domain conflict hyper graphs and coloring them to determine domain interactions.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Multi-Objective Aspects of Distribution Network Volt-VAr OptimizationPower System Operation
This document discusses multi-objective optimization approaches for distribution network volt-var optimization (VVO). It presents two common multi-objective optimization techniques: the e-constraint method and weighted-sum method. The e-constraint method optimizes one objective function while setting the other objectives as constraints. The weighted-sum method assigns weighting coefficients to each objective and minimizes their sum. The document demonstrates these methods on a test distribution feeder with controllable capacitor banks and a solar farm, seeking to optimize both active and reactive power.
DESIGN OF SIMULATION DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SAIKIR...Saikiran perfect
This project compares 4 different 8-bit multipliers - Wallace tree, array, Baugh-Wooley, and Vedic multipliers - using Verilog code. Simulations show that Wallace tree multipliers consume more power than array multipliers. Array multipliers are preferred for low power applications. The project designs and simulates the multipliers to analyze power consumption and determine the best option for low power, high speed applications like DSP systems.
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
This document presents a charge recycling three-phase dual-rail pre-charge logic (CRTDPL) flip-flop design that aims to lower power consumption compared to traditional three-phase dual-rail pre-charge logic (TDPL). The CRTDPL inverter recycles charge stored at one output node during evaluation to partially charge the other output node in pre-charge, lowering power drawn from the supply. Simulation results show the CRTDPL inverter consumes up to 60% less power than a TDPL inverter. A CRTDPL flip-flop was also designed using two CRTDPL inverters and tested, showing around 50% lower power consumption than a TDPL flip
IRJET- A Novel Design of Hybrid 2 Bit Magnitude ComparatorIRJET Journal
This document proposes and evaluates several novel hybrid circuit designs for a 2-bit magnitude comparator that aim to reduce power consumption. It first describes existing comparator circuit designs using different logic styles and their limitations. It then introduces four new hybrid designs that combine Pass Transistor Logic (PTL) and Gate Diffusion Input (GDI) styles, and incorporates a Self Controllable Voltage Level (SVL) technique to further reduce power. Simulation results show the PTL-GDI 4 design with SVL achieves the greatest power reduction compared to conventional designs, demonstrating over 50% lower power consumption.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
Implementation of Effective Code Converters using Reversible Logic Gates IJERA Editor
The development in the field of nanometer technology leads to minimize the power consumption of logic
circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less
dissipation of heat and low power consumption. In the digital design, the code converters are widely used
process. So, the reversible logic gates and reversible circuits for realizing code converters like as Binary to
Gray code, Gray to Binary code, BCD to Excess 3 code, Excess 3 to BCD codes using reversible logic gates is
proposed. Designing of reversible logic circuit is challenging task, since not enough number of gates are
available for design. Reversible processor design needs its building blocks should be reversible in this view the
designing of reversible code converters became essential one. In the digital domain, data or information is
represented by a combination of 0’s and 1’s. A code is basically the pattern of these 0’s and 1’s used to
represent the data. Code converters are a class of combinational digital circuits that are used to convert one type
of code in to another. The proposed design leads to the reduction of power consumption compared with
conventional logic circuits
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
The quantum-dot cellular automata (QCA) has more advantages than CMOS regarding area and power. This
work targets a conservative reversible comparator and its realization in QCA. In this work, we construct a
conservative reversible comparator with an optimal value of reversible metrics. In state to design, three conservative
reversible gates, namely PPC, PPNG-1 and PPNG-2 (PP = parity-preserving, C = comparator, N = new,
G = gate), are proposed. Furthermore, the quantum equivalent of 1-bit and 2-bit comparator is presented. The
proposed concept has been implemented through an algorithm for the n-bit comparator. Also, PPC workability
is tested in QCA. The PPC has been performing 1-bit comparator result with minimum area, cell complexity,
and latency, which is found to be 0.52 m2, 387 and 1 respectively. In addition, the complete energy dissipation
analysis to explore such as a thermal layout map of PPC is also presented in this paper. Further, average
energy dissipation v’s kink energy, maximum energy dissipation v’s kink energy, minimum energy dissipation
v’s kink energy and average output node polarization v’s temperature are provided in this paper. The proposed
comparator forwards an improved ratio of 33.33% in gate count and ranging from 27.27% to 29.35% in garbage
outputs than its counterparts circuits, which ensure more scalable.
1) The document presents designs for reversible logic gates and their applications in low power circuits. It proposes an improved design for a reversible programmable logic array (RPLA) using multiplexer and Feynman gates that is more efficient than existing designs.
2) It also proposes a method for structuring a reversible arithmetic logic unit (ALU) using reversible logic gates instead of traditional gates, achieving the same functionality with reduced information loss.
3) The RPLA design is demonstrated by implementing reversible 1-bit full adders and subtractors. Simulation results show the proposed design optimizes the number of reversible gates used.
1) The document presents designs for reversible logic gates and their applications in low power circuits. It proposes an improved design for a reversible programmable logic array (RPLA) using multiplexer and Feynman gates that is more efficient than existing designs.
2) It also proposes a method for structuring a reversible arithmetic logic unit (ALU) using reversible logic gates instead of traditional gates, achieving the same functionality with reduced information loss.
3) The RPLA design is demonstrated by implementing reversible 1-bit full adders and subtractors. Simulation results show the proposed design optimizes the number of reversible gates used.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
The paper presents a low Power consumption plays a vital role in the present day VLSI technology. Power consumption of an electronic device can be reduced by adopt changed design styles. Multipliers play a most important role in high concert systems. This project focus on a novel energy efficient technique called adiabatic logic which is based on energy renewal principle and power is compared by designing a multiplier. CMOS technology plays a main role in designing low power consuming devices, compared to different logic family CMOS has less power dissipation. Adiabatic logic method is assumed to be an attractive solution for low power electronic applications. By using Adiabatic techniques energy dissipation in PMOS network can be minimized and selection of energy stored at load capacitance can be recycled instead of dissipated as heat. Tanner EDA tools are used for simulation.
A modular approach for testable conservative reversible multiplexer circuit f...VIT-AP University
Quantum technology has an attractive application nowadays for its minimizing the energy dissipation, which is a prominent
part of any system-level design. In this article, the significant module of a multiplexer, an extended to n:1 is framed with
prominent application in the control unit of the processor. The proposed multiplexer modules are framed by the algorithm,
which is extended perspective based. Further, quantum cost and gate count are less to ensure the efficient quantum computing
framed. In addition, the QCA computing framework is an attempt to synthesize the optimal primitives in conservative
reversible multiplexer in nano-electronic confine application. The developed lemmas is framed to prove the optimal parameters
in the reversible circuit. Compared with existing state-of-art-works, the proposed modular multiplexer, the gate count,
quantum cost and unit delay are optimal.
An Area Efficient and High Speed Reversible Multiplier Using NS GateIJERA Editor
In digital computer system a major problem has been found that the Power dissipation which leads to bring some research on the methods to decrease this Area efficient, high speed. This is the main cause to give birth to reversible computing systems for digital computers and designs. Reversible computing is the path to future computing technologies, which all happen to use reversible logic. In addition, reversible computing will become mandatory because of the necessity to decrease power consumption. Reversible logic circuits have the same number of inputs and outputs, and have one-to-one mapping between vectors of inputs and outputs; thus the vector of input states can be always reconstructed from the vector of output states. Consequently, a computation is reversible, if it is always possible to uniquely recover the input, given the output. Each gate can be made reversible by adding some additional input and output wires if necessary. The main aim of this reversible computing is to lower the power dissipation, area efficient and high speed and some other advantages like security of data and prevention of errors etc... Reversible logic has so many applications low power CMOS, nanotechnology, DNA computing and quantum computing. There are two primary design implementations in this study which are the major spotlights. The first one is reversible design gate and the second one is multiplier design using reversible gates. In this manuscript we have implemented a 8 * 8 reversible design called “NSG(Non linear Sign Flip)”. The total project is implemented in Xilinx 14.7 ISE with Spartan 3E family.
The document discusses the design of an energy efficient carry save adder using asynchronous adiabatic logic. It first discusses existing work on using double pass transistor logic with asynchronous adiabatic logic to design an energy efficient full adder cell. It then proposes using a carry save adder which can add 3 n-bit numbers using only 2 numbers of additions, reducing delay and improving performance. The document discusses the design of a static energy recovery full adder cell and use of double pass transistor logic to avoid signal degradation. It also provides background on asynchronous adiabatic logic which aims to reduce power dissipation by reusing stored energy.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Adiabatic technique based low power synchronous counter designIJECEIAES
The performance of integrated circuits is evaluated by their design architecture, which ensures high reliability and optimizes energy. The majority of the system-level architectures consist of sequential circuits. Counters are fundamental blocks in numerous very large-scale integration (VLSI) applications. The T-flip-flop is an important block in synchronous counters, and its high-power consumption impacts the overall effectiveness of the system. This paper calculates the power dissipation (PD), power delay product (PDP), and latency of the presented T flip-flop. To create a 2-bit synchronous counter based on the novel T flip-flops, a performance matrix such as PD, latency, and PDP is analyzed. The analysis is carried out at 100 and 10 MHz frequencies with varying temperatures and operating voltages. It is observed that the presented counter design has a lesser power requirement and PDP compared to the existing counter architectures. The proposed T-flip-flop design at the 45 nm technology node shows an improvement of 30%, 76%, and 85% in latency, PD, and PDP respectively to the 180 nm node at 10 MHz frequency. Similarly, the proposed counter at the 45 nm technology node shows 96% and 97% improvement in power dissipation, delay, and PDP respectively compared to the 180 nm at 10 MHz frequency.
International Journal of Engineering and Science Invention (IJESI)inventionjournals
International Journal of Engineering and Science Invention (IJESI) is an international journal intended for professionals and researchers in all fields of computer science and electronics. IJESI publishes research articles and reviews within the whole field Engineering Science and Technology, new teaching methods, assessment, validation and the impact of new technologies and it will continue to provide information on the latest trends and developments in this ever-expanding subject. The publications of papers are selected through double peer reviewed to ensure originality, relevance, and readability. The articles published in our journal can be accessed online
Addition is a fundamental arithmetic operation that is broadly used in many VLSI systems, such as application-specific digital signal processing (DSP) architectures and microprocessors. This addition module is also the core of other arithmetic operations such as subtraction, multiplication, division and address generation. The prime objective of this project is to design a full-adder having low-power consumption and low propagation delay which may result in the efficient implementation of modern digital systems. This model is referred as “hybrid” because of the combination of two different design logic styles namely CMOS logic and pass transistor logic. Performance parameters such as power, delay and hence energy were compared with the existing designs such as complementary CMOS logic full adder. In the existing hybrid systems, over 28 transistors were used. While the optimized hybrid full adder circuit reduces this count to 8 transistors, it still obtains better energy efficiency. Further the proper working of proposed full adder is verified by applying it in a Ripple carry Adder circuit.
Multi-objective Pareto front and particle swarm optimization algorithms for p...IJECEIAES
The progress of microelectronics making possible higher integration densities, and a considerable development of on-board systems are currently undergoing, this growth comes up against a limiting factor of power dissipation. Higher power dissipation will cause an immediate spread of generated heat which causes thermal problems. Consequently, the system's total consumed energy will increase as the system temperature increase. High temperatures in microprocessors and large thermal energy of computer systems produce huge problems of system confidence, performance, and cooling expenses. Power consumed by processors are mainly due to the increase in number of cores and the clock frequency, which is dissipated in the form of heat and causes thermal challenges for chip designers. As the microprocessor’s performance has increased remarkably in Nano-meter technology, power dissipation is becoming non-negligible. To solve this problem, this article addresses power dissipation reduction issues for high performance processors using multi-objective Pareto front (PF), and particle swarm optimization (PSO) algorithms to achieve power dissipation as a prior computation that reduces the real delay of a target microprocessor unit. Simulation is verified the conceptual fundamentals and optimization of joint body and supply voltages (V thV DD ) which showing satisfactory findings.
An Ultra-Low Power Robust Koggestone Adder at Sub-Threshold Voltages for Impl...VLSICS Design
The growing demand for energy constrained applications and portable devices have created a dire need for ultra-low power circuits. Implantable biomedical devices such as pacemakers need ultra-low power circuits for a better battery life for uninterrupted biomedical data processing. Circuits operating in subthreshold region minimize the energy per operation, thus providing a better platform for energy constrained implantable biomedical devices. This paper presents 8, 16 and 32-bit ultra-low power robust Kogge-Stone adders with improved performance. These adders operate at subthreshold supply voltages which can be used for low power implantable bio-medical devices such as pacemakers. To improve the performance of these adders in sub-threshold region, forward body bias technique and multi-threshold transistors are used. The adders are designed using NCSU 45nm bulk CMOS process library and the simulations were performed using HSPICE circuit simulator. Quantitative power-performance analysis is performed at slow-slow (SS), typical-typical (TT) and fast-fast (FF) corners clocked at 50 KHz for temperature ranging from 25̊C to 120̊C. For a supply voltage 0.3V, all the adders had the least PDP. Using 0.3V as the supply voltage, multi threshold voltage and forward body biasing techniques were applied to
further improve the performance of the adders. The PDP obtained using the forward body biasing technique shows an effective improvement compared to high threshold voltage and multi threshold voltage techniques. The forward biasing technique maintains a balance between delay reduction and increase in average power, thus reducing the power delay product when compared to the other two techniques.
GENERIC SYSTEM VERILOG UNIVERSAL VERIFICATION METHODOLOGY BASED REUSABLE VERI...VLSICS Design
In this paper, we present Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for efficient verification of Image Signal Processing IP’s/SoC’s. With the tight schedules on all projects it is important to have a strong verification methodology which contributes to First Silicon Success. Deploy methodologies which enforce full functional coverage and verification of corner cases through pseudo random test scenarios is required. Also, standardization of verification flow is needed. Previously, inside imaging group of ST, Specman (e)/Verilog based Verification Environment for IP/Subsystem level verification and C/C++/Verilog based Directed Verification Environment for SoC Level Verification was used for Functional Verification. Different Verification Environments were used at IP
level and SoC level. Different Verification/Validation Methodologies were used for SoC Verification across multiple sites. Verification teams were also looking for the ways how to catch bugs early in the design cycle? Thus, Generic System Verilog Universal Verification Methodology (UVM) based Reusable Verification Environment is required to avoid the problem of having so many methodologies and provides a standard unified solution which compiles on all tools.
Implementation of modular MPPT algorithm for energy harvesting embedded and I...IJECEIAES
The establishment of the latest IoT systems available today such as smart cities, smart buildings, and smart homes and wireless sensor networks (WSNs) are let the main design restriction on the inadequate supply of battery power. Hence proposing a solar-based photovoltaic (PV) system which is designed DC-DC buck-boost converter with an improved modular maximum power point tracking (MPPT) algorithm. The output voltage depends on the inductor, capacitor values, metal oxide semiconductor field effect transistor (MOSFET) switching frequency, and duty cycle. This paper focuses on the design and simulation of min ripple current/voltage and improved efficiency at PV array output, to store DC power. The stored DC power will be used for smart IoT systems. From the simulation results, the current ripples are observed to be minimized from 0.062 A to 0.02 A maintaining the duty cycle at 61.09 for switching frequencies ranges from 300 kHz to 10 MHz at the input voltage 48 V and the output voltage in buck mode 24 V, boost mode 100 V by maintaining constant 99.7 efficiencies. The improvised approach is compared to various existed techniques. It is noticed that the results are more useful for the self-powered Embedded & Internet of Things systems.
Submission Deadline: 30th September 2022
Acceptance Notification: Within Three Days’ time period
Online Publication: Within 24 Hrs. time Period
Expected Date of Dispatch of Printed Journal: 5th October 2022
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...IAEME Publication
White layer thickness (WLT) formed and surface roughness in wire electric discharge turning (WEDT) of tungsten carbide composite has been made to model through response surface methodology (RSM). A Taguchi’s standard Design of experiments involving five input variables with three levels has been employed to establish a mathematical model between input parameters and responses. Percentage of cobalt content, spindle speed, Pulse on-time, wire feed and pulse off-time were changed during the experimental tests based on the Taguchi’s orthogonal array L27 (3^13). Analysis of variance (ANOVA) revealed that the mathematical models obtained can adequately describe performance within the parameters of the factors considered. There was a good agreement between the experimental and predicted values in this study.
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURSIAEME Publication
The study explores the reasons for a transgender to become entrepreneurs. In this study transgender entrepreneur was taken as independent variable and reasons to become as dependent variable. Data were collected through a structured questionnaire containing a five point Likert Scale. The study examined the data of 30 transgender entrepreneurs in Salem Municipal Corporation of Tamil Nadu State, India. Simple Random sampling technique was used. Garrett Ranking Technique (Percentile Position, Mean Scores) was used as the analysis for the present study to identify the top 13 stimulus factors for establishment of trans entrepreneurial venture. Economic advancement of a nation is governed upon the upshot of a resolute entrepreneurial doings. The conception of entrepreneurship has stretched and materialized to the socially deflated uncharted sections of transgender community. Presently transgenders have smashed their stereotypes and are making recent headlines of achievements in various fields of our Indian society. The trans-community is gradually being observed in a new light and has been trying to achieve prospective growth in entrepreneurship. The findings of the research revealed that the optimistic changes are taking place to change affirmative societal outlook of the transgender for entrepreneurial ventureship. It also laid emphasis on other transgenders to renovate their traditional living. The paper also highlights that legislators, supervisory body should endorse an impartial canons and reforms in Tamil Nadu Transgender Welfare Board Association.
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURSIAEME Publication
Since ages gender difference is always a debatable theme whether caused by nature, evolution or environment. The birth of a transgender is dreadful not only for the child but also for their parents. The pain of living in the wrong physique and treated as second class victimized citizen is outrageous and fully harboured with vicious baseless negative scruples. For so long, social exclusion had perpetuated inequality and deprivation experiencing ingrained malign stigma and besieged victims of crime or violence across their life spans. They are pushed into the murky way of life with a source of eternal disgust, bereft sexual potency and perennial fear. Although they are highly visible but very little is known about them. The common public needs to comprehend the ravaged arrogance on these insensitive souls and assist in integrating them into the mainstream by offering equal opportunity, treat with humanity and respect their dignity. Entrepreneurship in the current age is endorsing the gender fairness movement. Unstable careers and economic inadequacy had inclined one of the gender variant people called Transgender to become entrepreneurs. These tiny budding entrepreneurs resulted in economic transition by means of employment, free from the clutches of stereotype jobs, raised standard of living and handful of financial empowerment. Besides all these inhibitions, they were able to witness a platform for skill set development that ignited them to enter into entrepreneurial domain. This paper epitomizes skill sets involved in trans-entrepreneurs of Thoothukudi Municipal Corporation of Tamil Nadu State and is a groundbreaking determination to sightsee various skills incorporated and the impact on entrepreneurship.
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONSIAEME Publication
The banking and financial services industries are experiencing increased technology penetration. Among them, the banking industry has made technological advancements to better serve the general populace. The economy focused on transforming the banking sector's system into a cashless, paperless, and faceless one. The researcher wants to evaluate the user's intention for utilising a mobile banking application. The study also examines the variables affecting the user's behaviour intention when selecting specific applications for financial transactions. The researcher employed a well-structured questionnaire and a descriptive study methodology to gather the respondents' primary data utilising the snowball sampling technique. The study includes variables like performance expectations, effort expectations, social impact, enabling circumstances, and perceived risk. Each of the aforementioned variables has a major impact on how users utilise mobile banking applications. The outcome will assist the service provider in comprehending the user's history with mobile banking applications.
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONSIAEME Publication
Technology upgradation in banking sector took the economy to view that payment mode towards online transactions using mobile applications. This system enabled connectivity between banks, Merchant and user in a convenient mode. there are various applications used for online transactions such as Google pay, Paytm, freecharge, mobikiwi, oxygen, phonepe and so on and it also includes mobile banking applications. The study aimed at evaluating the predilection of the user in adopting digital transaction. The study is descriptive in nature. The researcher used random sample techniques to collect the data. The findings reveal that mobile applications differ with the quality of service rendered by Gpay and Phonepe. The researcher suggest the Phonepe application should focus on implementing the application should be user friendly interface and Gpay on motivating the users to feel the importance of request for money and modes of payments in the application.
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINOIAEME Publication
The prototype of a voice-based ATM for visually impaired using Arduino is to help people who are blind. This uses RFID cards which contain users fingerprint encrypted on it and interacts with the users through voice commands. ATM operates when sensor detects the presence of one person in the cabin. After scanning the RFID card, it will ask to select the mode like –normal or blind. User can select the respective mode through voice input, if blind mode is selected the balance check or cash withdraw can be done through voice input. Normal mode procedure is same as the existing ATM.
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...IAEME Publication
There is increasing acceptability of emotional intelligence as a major factor in personality assessment and effective human resource management. Emotional intelligence as the ability to build capacity, empathize, co-operate, motivate and develop others cannot be divorced from both effective performance and human resource management systems. The human person is crucial in defining organizational leadership and fortunes in terms of challenges and opportunities and walking across both multinational and bilateral relationships. The growing complexity of the business world requires a great deal of self-confidence, integrity, communication, conflict and diversity management to keep the global enterprise within the paths of productivity and sustainability. Using the exploratory research design and 255 participants the result of this original study indicates strong positive correlation between emotional intelligence and effective human resource management. The paper offers suggestions on further studies between emotional intelligence and human capital development and recommends for conflict management as an integral part of effective human resource management.
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMYIAEME Publication
Our life journey, in general, is closely defined by the way we understand the meaning of why we coexist and deal with its challenges. As we develop the "inspiration economy", we could say that nearly all of the challenges we have faced are opportunities that help us to discover the rest of our journey. In this note paper, we explore how being faced with the opportunity of being a close carer for an aging parent with dementia brought intangible discoveries that changed our insight of the meaning of the rest of our life journey.
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...IAEME Publication
The main objective of this study is to analyze the impact of aspects of Organizational Culture on the Effectiveness of the Performance Management System (PMS) in the Health Care Organization at Thanjavur. Organizational Culture and PMS play a crucial role in present-day organizations in achieving their objectives. PMS needs employees’ cooperation to achieve its intended objectives. Employees' cooperation depends upon the organization’s culture. The present study uses exploratory research to examine the relationship between the Organization's culture and the Effectiveness of the Performance Management System. The study uses a Structured Questionnaire to collect the primary data. For this study, Thirty-six non-clinical employees were selected from twelve randomly selected Health Care organizations at Thanjavur. Thirty-two fully completed questionnaires were received.
Living in 21st century in itself reminds all of us the necessity of police and its administration. As more and more we are entering into the modern society and culture, the more we require the services of the so called ‘Khaki Worthy’ men i.e., the police personnel. Whether we talk of Indian police or the other nation’s police, they all have the same recognition as they have in India. But as already mentioned, their services and requirements are different after the like 26th November, 2008 incidents, where they without saving their own lives has sacrificed themselves without any hitch and without caring about their respective family members and wards. In other words, they are like our heroes and mentors who can guide us from the darkness of fear, militancy, corruption and other dark sides of life and so on. Now the question arises, if Gandhi would have been alive today, what would have been his reaction/opinion to the police and its functioning? Would he have some thing different in his mind now what he had been in his mind before the partition or would he be going to start some Satyagraha in the form of some improvement in the functioning of the police administration? Really these questions or rather night mares can come to any one’s mind, when there is too much confusion is prevailing in our minds, when there is too much corruption in the society and when the polices working is also in the questioning because of one or the other case throughout the India. It is matter of great concern that we have to thing over our administration and our practical approach because the police personals are also like us, they are part and parcel of our society and among one of us, so why we all are pin pointing towards them.
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...IAEME Publication
The goal of this study was to see how talent management affected employee retention in the selected IT organizations in Chennai. The fundamental issue was the difficulty to attract, hire, and retain talented personnel who perform well and the gap between supply and demand of talent acquisition and retaining them within the firms. The study's main goals were to determine the impact of talent management on employee retention in IT companies in Chennai, investigate talent management strategies that IT companies could use to improve talent acquisition, performance management, career planning and formulate retention strategies that the IT firms could use. The respondents were given a structured close-ended questionnaire with the 5 Point Likert Scale as part of the study's quantitative research design. The target population consisted of 289 IT professionals. The questionnaires were distributed and collected by the researcher directly. The Statistical Package for Social Sciences (SPSS) was used to collect and analyse the questionnaire responses. Hypotheses that were formulated for the various areas of the study were tested using a variety of statistical tests. The key findings of the study suggested that talent management had an impact on employee retention. The studies also found that there is a clear link between the implementation of talent management and retention measures. Management should provide enough training and development for employees, clarify job responsibilities, provide adequate remuneration packages, and recognise employees for exceptional performance.
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...IAEME Publication
Globally, Millions of dollars were spent by the organizations for employing skilled Information Technology (IT) professionals. It is costly to replace unskilled employees with IT professionals possessing technical skills and competencies that aid in interconnecting the business processes. The organization’s employment tactics were forced to alter by globalization along with technological innovations as they consistently diminish to remain lean, outsource to concentrate on core competencies along with restructuring/reallocate personnel to gather efficiency. As other jobs, organizations or professions have become reasonably more appropriate in a shifting employment landscape, the above alterations trigger both involuntary as well as voluntary turnover. The employee view on jobs is also afflicted by the COVID-19 pandemic along with the employee-driven labour market. So, having effective strategies is necessary to tackle the withdrawal rate of employees. By associating Emotional Intelligence (EI) along with Talent Management (TM) in the IT industry, the rise in attrition rate was analyzed in this study. Only 303 respondents were collected out of 350 participants to whom questionnaires were distributed. From the employees of IT organizations located in Bangalore (India), the data were congregated. A simple random sampling methodology was employed to congregate data as of the respondents. Generating the hypothesis along with testing is eventuated. The effect of EI and TM along with regression analysis between TM and EI was analyzed. The outcomes indicated that employee and Organizational Performance (OP) were elevated by effective EI along with TM.
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...IAEME Publication
By implementing talent management strategy, organizations would have the option to retain their skilled professionals while additionally working on their overall performance. It is the course of appropriately utilizing the ideal individuals, setting them up for future top positions, exploring and dealing with their performance, and holding them back from leaving the organization. It is employee performance that determines the success of every organization. The firm quickly obtains an upper hand over its rivals in the event that its employees having particular skills that cannot be duplicated by the competitors. Thus, firms are centred on creating successful talent management practices and processes to deal with the unique human resources. Firms are additionally endeavouring to keep their top/key staff since on the off chance that they leave; the whole store of information leaves the firm's hands. The study's objective was to determine the impact of talent management on organizational performance among the selected IT organizations in Chennai. The study recommends that talent management limitedly affects performance. On the off chance that this talent is appropriately management and implemented properly, organizations might benefit as much as possible from their maintained assets to support development and productivity, both monetarily and non-monetarily.
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...IAEME Publication
Banking regulations act of India, 1949 defines banking as “acceptance of deposits for the purpose of lending or investment from the public, repayment on demand or otherwise and withdrawable through cheques, drafts order or otherwise”, the major participants of the Indian financial system are commercial banks, the financial institution encompassing term lending institutions. Investments institutions, specialized financial institution and the state level development banks, non banking financial companies (NBFC) and other market intermediaries such has the stock brokers and money lenders are among the oldest of the certain variants of NBFC and the oldest market participants. The asset quality of banks is one of the most important indicators of their financial health. The Indian banking sector has been facing severe problems of increasing Non- Performing Assets (NPAs). The NPAs growth directly and indirectly affects the quality of assets and profitability of banks. It also shows the efficiency of banks credit risk management and the recovery effectiveness. NPA do not generate any income, whereas, the bank is required to make provisions for such as assets that why is a double edge weapon. This paper outlines the concept of quality of bank loans of different types like Housing, Agriculture and MSME loans in state Haryana of selected public and private sector banks. This study is highlighting problems associated with the role of commercial bank in financing Small and Medium Scale Enterprises (SME). The overall objective of the research was to assess the effect of the financing provisions existing for the setting up and operations of MSMEs in the country and to generate recommendations for more robust financing mechanisms for successful operation of the MSMEs, in turn understanding the impact of MSME loans on financial institutions due to NPA. There are many research conducted on the topic of Non- Performing Assets (NPA) Management, concerning particular bank, comparative study of public and private banks etc. In this paper the researcher is considering the aggregate data of selected public sector and private sector banks and attempts to compare the NPA of Housing, Agriculture and MSME loans in state Haryana of public and private sector banks. The tools used in the study are average and Anova test and variance. The findings reveal that NPA is common problem for both public and private sector banks and is associated with all types of loans either that is housing loans, agriculture loans and loans to SMES. NPAs of both public and private sector banks show the increasing trend. In 2010-11 GNPA of public and private sector were at same level it was 2% but after 2010-11 it increased in many fold and at present there is GNPA in some more than 15%. It shows the dark area of Indian banking sector.
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...IAEME Publication
An experiment conducted in this study found that BaSO4 changed Nylon 6's mechanical properties. By changing the weight ratios, BaSO4 was used to make Nylon 6. This Researcher looked into how hard Nylon-6/BaSO4 composites are and how well they wear. Experiments were done based on Taguchi design L9. Nylon-6/BaSO4 composites can be tested for their hardness number using a Rockwell hardness testing apparatus. On Nylon/BaSO4, the wear behavior was measured by a wear monitor, pinon-disc friction by varying reinforcement, sliding speed, and sliding distance, and the microstructure of the crack surfaces was observed by SEM. This study provides significant contributions to ultimate strength by increasing BaSO4 content up to 16% in the composites, and sliding speed contributes 72.45% to the wear rate
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...IAEME Publication
The majority of the population in India lives in villages. The village is the back bone of the country. Village or rural industries play an important role in the national economy, particularly in the rural development. Developing the rural economy is one of the key indicators towards a country’s success. Whether it be the need to look after the welfare of the farmers or invest in rural infrastructure, Governments have to ensure that rural development isn’t compromised. The economic development of our country largely depends on the progress of rural areas and the standard of living of rural masses. Village or rural industries play an important role in the national economy, particularly in the rural development. Rural entrepreneurship is based on stimulating local entrepreneurial talent and the subsequent growth of indigenous enterprises. It recognizes opportunity in the rural areas and accelerates a unique blend of resources either inside or outside of agriculture. Rural entrepreneurship brings an economic value to the rural sector by creating new methods of production, new markets, new products and generate employment opportunities thereby ensuring continuous rural development. Social Entrepreneurship has the direct and primary objective of serving the society along with the earning profits. So, social entrepreneurship is different from the economic entrepreneurship as its basic objective is not to earn profits but for providing innovative solutions to meet the society needs which are not taken care by majority of the entrepreneurs as they are in the business for profit making as a sole objective. So, the Social Entrepreneurs have the huge growth potential particularly in the developing countries like India where we have huge societal disparities in terms of the financial positions of the population. Still 22 percent of the Indian population is below the poverty line and also there is disparity among the rural & urban population in terms of families living under BPL. 25.7 percent of the rural population & 13.7 percent of the urban population is under BPL which clearly shows the disparity of the poor people in the rural and urban areas. The need to develop social entrepreneurship in agriculture is dictated by a large number of social problems. Such problems include low living standards, unemployment, and social tension. The reasons that led to the emergence of the practice of social entrepreneurship are the above factors. The research problem lays upon disclosing the importance of role of social entrepreneurship in rural development of India. The paper the tendencies of social entrepreneurship in India, to present successful examples of such business for providing recommendations how to improve situation in rural areas in terms of social entrepreneurship development. Indian government has made some steps towards development of social enterprises, social entrepreneurship, and social in- novation, but a lot remains to be improved.
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...IAEME Publication
Distribution system is a critical link between the electric power distributor and the consumers. Most of the distribution networks commonly used by the electric utility is the radial distribution network. However in this type of network, it has technical issues such as enormous power losses which affect the quality of the supply. Nowadays, the introduction of Distributed Generation (DG) units in the system help improve and support the voltage profile of the network as well as the performance of the system components through power loss mitigation. In this study network reconfiguration was done using two meta-heuristic algorithms Particle Swarm Optimization and Gravitational Search Algorithm (PSO-GSA) to enhance power quality and voltage profile in the system when simultaneously applied with the DG units. Backward/Forward Sweep Method was used in the load flow analysis and simulated using the MATLAB program. Five cases were considered in the Reconfiguration based on the contribution of DG units. The proposed method was tested using IEEE 33 bus system. Based on the results, there was a voltage profile improvement in the system from 0.9038 p.u. to 0.9594 p.u.. The integration of DG in the network also reduced power losses from 210.98 kW to 69.3963 kW. Simulated results are drawn to show the performance of each case.
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...IAEME Publication
Manufacturing industries have witnessed an outburst in productivity. For productivity improvement manufacturing industries are taking various initiatives by using lean tools and techniques. However, in different manufacturing industries, frugal approach is applied in product design and services as a tool for improvement. Frugal approach contributed to prove less is more and seems indirectly contributing to improve productivity. Hence, there is need to understand status of frugal approach application in manufacturing industries. All manufacturing industries are trying hard and putting continuous efforts for competitive existence. For productivity improvements, manufacturing industries are coming up with different effective and efficient solutions in manufacturing processes and operations. To overcome current challenges, manufacturing industries have started using frugal approach in product design and services. For this study, methodology adopted with both primary and secondary sources of data. For primary source interview and observation technique is used and for secondary source review has done based on available literatures in website, printed magazines, manual etc. An attempt has made for understanding application of frugal approach with the study of manufacturing industry project. Manufacturing industry selected for this project study is Mahindra and Mahindra Ltd. This paper will help researcher to find the connections between the two concepts productivity improvement and frugal approach. This paper will help to understand significance of frugal approach for productivity improvement in manufacturing industry. This will also help to understand current scenario of frugal approach in manufacturing industry. In manufacturing industries various process are involved to deliver the final product. In the process of converting input in to output through manufacturing process productivity plays very critical role. Hence this study will help to evolve status of frugal approach in productivity improvement programme. The notion of frugal can be viewed as an approach towards productivity improvement in manufacturing industries.
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENTIAEME Publication
In this paper, we investigated a queuing model of fuzzy environment-based a multiple channel queuing model (M/M/C) ( /FCFS) and study its performance under realistic conditions. It applies a nonagonal fuzzy number to analyse the relevant performance of a multiple channel queuing model (M/M/C) ( /FCFS). Based on the sub interval average ranking method for nonagonal fuzzy number, we convert fuzzy number to crisp one. Numerical results reveal that the efficiency of this method. Intuitively, the fuzzy environment adapts well to a multiple channel queuing models (M/M/C) ( /FCFS) are very well.
A review on techniques and modelling methodologies used for checking electrom...nooriasukmaningtyas
The proper function of the integrated circuit (IC) in an inhibiting electromagnetic environment has always been a serious concern throughout the decades of revolution in the world of electronics, from disjunct devices to today’s integrated circuit technology, where billions of transistors are combined on a single chip. The automotive industry and smart vehicles in particular, are confronting design issues such as being prone to electromagnetic interference (EMI). Electronic control devices calculate incorrect outputs because of EMI and sensors give misleading values which can prove fatal in case of automotives. In this paper, the authors have non exhaustively tried to review research work concerned with the investigation of EMI in ICs and prediction of this EMI using various modelling methodologies and measurement setups.
Understanding Inductive Bias in Machine LearningSUTEJAS
This presentation explores the concept of inductive bias in machine learning. It explains how algorithms come with built-in assumptions and preferences that guide the learning process. You'll learn about the different types of inductive bias and how they can impact the performance and generalizability of machine learning models.
The presentation also covers the positive and negative aspects of inductive bias, along with strategies for mitigating potential drawbacks. We'll explore examples of how bias manifests in algorithms like neural networks and decision trees.
By understanding inductive bias, you can gain valuable insights into how machine learning models work and make informed decisions when building and deploying them.
We have compiled the most important slides from each speaker's presentation. This year’s compilation, available for free, captures the key insights and contributions shared during the DfMAy 2024 conference.
6th International Conference on Machine Learning & Applications (CMLA 2024)ClaraZara1
6th International Conference on Machine Learning & Applications (CMLA 2024) will provide an excellent international forum for sharing knowledge and results in theory, methodology and applications of on Machine Learning & Applications.
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...IJECEIAES
Climate change's impact on the planet forced the United Nations and governments to promote green energies and electric transportation. The deployments of photovoltaic (PV) and electric vehicle (EV) systems gained stronger momentum due to their numerous advantages over fossil fuel types. The advantages go beyond sustainability to reach financial support and stability. The work in this paper introduces the hybrid system between PV and EV to support industrial and commercial plants. This paper covers the theoretical framework of the proposed hybrid system including the required equation to complete the cost analysis when PV and EV are present. In addition, the proposed design diagram which sets the priorities and requirements of the system is presented. The proposed approach allows setup to advance their power stability, especially during power outages. The presented information supports researchers and plant owners to complete the necessary analysis while promoting the deployment of clean energy. The result of a case study that represents a dairy milk farmer supports the theoretical works and highlights its advanced benefits to existing plants. The short return on investment of the proposed approach supports the paper's novelty approach for the sustainable electrical system. In addition, the proposed system allows for an isolated power setup without the need for a transmission line which enhances the safety of the electrical network
Literature Review Basics and Understanding Reference Management.pptxDr Ramhari Poudyal
Three-day training on academic research focuses on analytical tools at United Technical College, supported by the University Grant Commission, Nepal. 24-26 May 2024
Introduction- e - waste – definition - sources of e-waste– hazardous substances in e-waste - effects of e-waste on environment and human health- need for e-waste management– e-waste handling rules - waste minimization techniques for managing e-waste – recycling of e-waste - disposal treatment methods of e- waste – mechanism of extraction of precious metal from leaching solution-global Scenario of E-waste – E-waste in India- case studies.
Advanced control scheme of doubly fed induction generator for wind turbine us...IJECEIAES
This paper describes a speed control device for generating electrical energy on an electricity network based on the doubly fed induction generator (DFIG) used for wind power conversion systems. At first, a double-fed induction generator model was constructed. A control law is formulated to govern the flow of energy between the stator of a DFIG and the energy network using three types of controllers: proportional integral (PI), sliding mode controller (SMC) and second order sliding mode controller (SOSMC). Their different results in terms of power reference tracking, reaction to unexpected speed fluctuations, sensitivity to perturbations, and resilience against machine parameter alterations are compared. MATLAB/Simulink was used to conduct the simulations for the preceding study. Multiple simulations have shown very satisfying results, and the investigations demonstrate the efficacy and power-enhancing capabilities of the suggested control system.
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsVictor Morales
K8sGPT is a tool that analyzes and diagnoses Kubernetes clusters. This presentation was used to share the requirements and dependencies to deploy K8sGPT in a local environment.
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSIJNSA Journal
The smart irrigation system represents an innovative approach to optimize water usage in agricultural and landscaping practices. The integration of cutting-edge technologies, including sensors, actuators, and data analysis, empowers this system to provide accurate monitoring and control of irrigation processes by leveraging real-time environmental conditions. The main objective of a smart irrigation system is to optimize water efficiency, minimize expenses, and foster the adoption of sustainable water management methods. This paper conducts a systematic risk assessment by exploring the key components/assets and their functionalities in the smart irrigation system. The crucial role of sensors in gathering data on soil moisture, weather patterns, and plant well-being is emphasized in this system. These sensors enable intelligent decision-making in irrigation scheduling and water distribution, leading to enhanced water efficiency and sustainable water management practices. Actuators enable automated control of irrigation devices, ensuring precise and targeted water delivery to plants. Additionally, the paper addresses the potential threat and vulnerabilities associated with smart irrigation systems. It discusses limitations of the system, such as power constraints and computational capabilities, and calculates the potential security risks. The paper suggests possible risk treatment methods for effective secure system operation. In conclusion, the paper emphasizes the significant benefits of implementing smart irrigation systems, including improved water conservation, increased crop yield, and reduced environmental impact. Additionally, based on the security analysis conducted, the paper recommends the implementation of countermeasures and security approaches to address vulnerabilities and ensure the integrity and reliability of the system. By incorporating these measures, smart irrigation technology can revolutionize water management practices in agriculture, promoting sustainability, resource efficiency, and safeguarding against potential security threats.
Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapte...University of Maribor
Slides from talk presenting:
Aleš Zamuda: Presentation of IEEE Slovenia CIS (Computational Intelligence Society) Chapter and Networking.
Presentation at IcETRAN 2024 session:
"Inter-Society Networking Panel GRSS/MTT-S/CIS
Panel Session: Promoting Connection and Cooperation"
IEEE Slovenia GRSS
IEEE Serbia and Montenegro MTT-S
IEEE Slovenia CIS
11TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTING ENGINEERING
3-6 June 2024, Niš, Serbia
Embedded machine learning-based road conditions and driving behavior monitoringIJECEIAES
Car accident rates have increased in recent years, resulting in losses in human lives, properties, and other financial costs. An embedded machine learning-based system is developed to address this critical issue. The system can monitor road conditions, detect driving patterns, and identify aggressive driving behaviors. The system is based on neural networks trained on a comprehensive dataset of driving events, driving styles, and road conditions. The system effectively detects potential risks and helps mitigate the frequency and impact of accidents. The primary goal is to ensure the safety of drivers and vehicles. Collecting data involved gathering information on three key road events: normal street and normal drive, speed bumps, circular yellow speed bumps, and three aggressive driving actions: sudden start, sudden stop, and sudden entry. The gathered data is processed and analyzed using a machine learning system designed for limited power and memory devices. The developed system resulted in 91.9% accuracy, 93.6% precision, and 92% recall. The achieved inference time on an Arduino Nano 33 BLE Sense with a 32-bit CPU running at 64 MHz is 34 ms and requires 2.6 kB peak RAM and 139.9 kB program flash memory, making it suitable for resource-constrained embedded systems.
2. Jun-Cheol Jeon
http://www.iaeme.com/IJCIET/index.asp 703 editor@iaeme.com
that “Conventional Technologies” such as CMOS will get to their restrictions in nearby
upcoming. In order to even more fulfill the requirements for additional procedure energy,
performance; lower dimensions etc. options are necessary. Reversible computation is the
promising sphere plus approach of traditional techniques [1].
Moore’s law defines a long-term movement as part of the background of processing
equipment: the quantity regarding transistors that have been applied affordably during an
incorporated circuit increases about each couple of years. Subsequently the entire year 2020
and also 2030 might discover the circuits during an Integrated circuit assessed on an atomic
measure. As more and more logic components towards compact additionally smaller volumes
and delay these at higher and higher frequencies, additional temperature is going to be
dissipated. This produces a minimum of three issues: power prices funds, lightweight
techniques fatigue their particular power packs as well as techniques heat up. Whenever a
computational method removes a bit concerning data, it needs to disperse ln 2 × kT power,
whenever k is Boltzmann’s constant then T will be the heat [2].
Present technologies tend to be discovering it complicated to keep with the needed degree
of development. Renewable technologies are growing to take place so that the growth energy
can be proceeded. Reversible computing is one of the computing system in which new
generation computing system could be created. Due to the fact of its fundamental quality of
reversibility, it maintains the existing information as well as decreases dispersion of
temperature in its operation. This guarantee produces the technology as one of the potential
approach for upcoming.
These days computers eliminate a bit of articles whenever that they execute a logic
functioning. These kinds of logic functions are thus known as “irreversible”. This erasure is
complete extremely inefficiently, and also significantly more compared to kT is dissipated to
every single bit removed. As well as the logical following move will be to generate quantum
computers, which is will undoubtedly control the energy of atoms and molecules to execute
memory and operating activities. Quantum computers possess the prospective to undertake
specific computations considerably quicker compared to any silicon-based computer. A
quantum computer can be described as hardware to calculation that produces straight utilization
of quantum mechanical occurrences, including superposition as well as entanglement, to
execute functions on data. Quantum computers are wide and varied through digital computers
dependent on transistors. Although digital computers need data to obtain encoded towards
binary digits, quantum computation utilizes quantum attributes to describe information as well
as conduct procedures on these information. In this example, Reversible logic can play a
essential character in transforming classical computation techniques into Quantum
computation caused by its reversible attributes. Normally labeled as reversible logic process,
and furthermore theory they could scatter randomly minimal temperature. Because the power
dissipated each irreversible logic process concepts the essential restrict to ln 2 × kT, employing
reversible procedures most probably will come to be better appealing. Contained in this paper,
a unique 1-bit reversible logic full adder is proposed which exhibits less quantum cost and
garbage outputs for a high computation intensive process like Arithmetic and Logic Operations
[2-4].
To accomplish reversibility it's important to create logics in a way that recovered output
form the logics need to have adequate information to obtain back inputs. In computational
system we should have gates which have one to one mapping around input and output, that
computational system is known as reversible computation. Reversible logic cannot result into
destruction of information (bits) but it just map one state to other. To make this happen,
reversible logics were created alongside equivalent quantity of input and output. Reversible
3. Minimized Energy Consumption Based Qca Reversible Adder
http://www.iaeme.com/IJCIET/index.asp 704 editor@iaeme.com
gates are gates that makes use of reversible logics and start to become there is no loss of
information therefore reversible gates does not benefits into any heat dissipation. The
motivation behind reversible calculation arrives starting reduced energy dispersion as well as
near connection in order to quantum circuits, and, about the almost upcoming, might be turned
out to be a competition towards existing traditional circuits.
With this reason, we call the proposed gate as reversible 1-bit full adder and its important
benchmarks are compared and discussed. The invention of new gate is mainly towards
inventing new designs to optimize reversible circuits in a specific technology. Certain
preferable properties of the already known gates are extended by following standard synthesis
methods. Proposed gate is compared with the existing reversible 1-bit full adder using the
synthesis results obtained from the QCADesigner tool is the synthesis techniques followed in
this work to validate the proposed reversible adder.
Minimizing the quantity of garbage components and amount of QCA cells as well as
latency are the major concerns in reversible logic circuits and it is observed that proposed
reversible 1-bit full adder achieves minimum garbage output and trusted on extreme
performance additionally minimal energy reversible circuits. And the proposed full adder is
compared with recently proposed full reversible adder with regards to quantum cost, amount
of gates QCA cells. Another challenging direction in this domain is functionality to reversible
logic circuits. In this paper, we considered exact 1-bit full adder based reversible methods to
analyze the proposed circuit advantages on top of the current types.
The remainder of the paper is arranged that accepts. Section 2, the background of QCA
concept is presented. Section 3, summarizes the related work on reversible logic and gates.
Additionally, deals with the background knowledge about basic reversible full adders are
presented in this section. Section 4 presents the synthesis techniques considered in this work to
validate the proposed 1-bit reversible full adder with reversible Toffoli and Feynman gates.
Section 5 discusses the different synthesis results using QCAProo Tool and QCADesigner. Our
proposed QCA reversible 1-bit full adder is compared to available counterparts in the Section
6. Subsequently, Section 8 proves the paper.
2. QCA PRELIMINARIES
Given that a replacement for CMOS-VLSI, scientists have suggested a method to processing
among quantum dots, the quantum cellular automata (QCA). Beforehand suggested in 1994,
as opposed to traditional computers in which data is transmitted starting one destination to a
different through implies concerning power current, QCA exchanges data through propagating
a polarization condition [1, 6]. QCA is dependent on the encoding to binary data in the demand
arrangement inside quantum dot cells. Procedure energy is supplied because of the Coulombic
interaction around QCA cells. Absolutely no current moves around cells and no energy as well
as data is provided to specific inside cells. The localized interconnections around cells are
supplied because of the physical science of cell-to-cell interaction because of towards the
rearrangement to electron placements [2-5].
A quantum cell is main element of QCA. Each QCA cell composed of four quantum dots
with two free electrons. The positions of the electrons denote the logic state. There are two
position in QCA as cell polarization P = +1 and P = -1 shown in Figure 1(a). Resulting either
polarization P = +1 to introduce binary “1” and P = -1 to introduce binary “0”. When two cells
are getting nearly together, due to coulombic interaction the cells accept on the same
polarization [5]. Binary information is propagated using cell states [7].
4. Jun-Cheol Jeon
http://www.iaeme.com/IJCIET/index.asp 705 editor@iaeme.com
Quantum-dot
P =+1
( Binary “1”)
P =-1
( Binary “ ”)
Electron
Tunnel
junction
Quantum-dot
M(A,B,C)
A
B
C
(a) (b)
0
Figure 1 (a) QCA cells with two different polarizations, (b) QCA 3-input majority gate
(b)
Input=A Output=A`
(a)
State: 0
State: 0
State: 1
State: 1
(Y)
(X)
State: 1
State: 0
State: 1
State: 0
(Y)
(X)
Input=A
Output=A`
Figure 2 (a) Typical wire-crossing techniques coplanar and multilayer crossover, (b) QCA inverter
structures robust inverter and simple inverter.
Figure 3 Clocking scheme
The principle advantage of QCA is the high packing thickness gave by them. The
rearrangements of interconnections between any two cells are another preferred standpoint to
support them. No current stream is included. The nonattendance of current stream radically
lessens the power utilization and the related losses. Majority gate and inverter are essential
building parts of this technology. Three input majority gate is conventional majority gate and
its equation is M(A,B,C) = AB + AC + BC. The function of the majority gate is to generate
three inputs and eventually to get desired output. It is composed of five QCA cells: three input
cells (A, B and C), one output cell (M(A,B,C)) and one inside cell. It can be implemented by
five cells arranged in a cross as illustrated in Figure 1(b) [8, 13]. Any digital logic circuit is
represented by logic AND or OR operation. If one of the inputs is set to polarization minus
one, logic AND operation can be constructed in the majority gate. Similarly, one of the inputs
5. Minimized Energy Consumption Based Qca Reversible Adder
http://www.iaeme.com/IJCIET/index.asp 706 editor@iaeme.com
is set to polarization plus one, logic operation OR is constructed. Hence, any complex logic
circuits can be implemented from logic OR and logic AND gates respectively as:
A+B=M(A,B,1) (1)
AB=M(A,B,0) (2)
QCA wire is constructed with plural numbers of cells. By QCA wire information is transfer
cell by cell since electrostatic interaction. By placing cell with their edges contact sequentially,
simple QCA inverter is implemented. It is used to invert transferring signal from one form to
invers form, as shown in Figure 2(b). In this technology, wire crossing is complicated point in
the crossing two different wires. There are two types of wire crossing, such as coplanar wire
crossing technique and stereoscopic wire crossing, namely multilayer form, as illustrated in
Figure 2(a). For getting strong signal strength, multilayer wire crossing is more proper than
coplanar crossing which is composed of rotated cells [5, 6]. However, there is another efficient
form of coplanar wire crossing and it is based on QCA clocking technique [9-11].
QCA circuits use clock system for manage data transfer and synchronize. The main
advantage of QCA clock system is to provide the power to run the circuit because the quantum
cells are not exterior source for powering. QCA clock system makes use of four phases clocking
for regulating cells. It is realized by the steps: switch, hold, release and relax phases, as
demonstrated in Figure 3. As a mentioned before, QCA clocking can be utilized in the wire
crossing. QCA circuit is divided with four clock zones. The zero zone (zone-0) cannot meet
with zone two (zone-2), similarly, zone one (zone-1) cannot meet with zone three (zone-3). By
the concept, wire crossing can be realized in QCA circuit easily [12].
3. RELATED WORK
The research to be able to realize the calculation system furthermore their restrictions looks
previous which computers independently. Below, unfortunately we cannot presume from the
algorithmic limit although the restrictions being required because of the actual physical globe.
Most computers were located inside the physical world, hence the regulations concerning
physics, subsequently, furthermore implement towards computers incorporating their unique
circuits also memory. Scientists have suggested a method to avoid this problem with reversible
computing. Around 1973 with Bennett’s seminal paper [2], in which Bennet characterized
initial common reversible calculation system; Bennett restricted the traditional Turing
machines in order to establish the reversible Turing machines.
Reversible computing had been presented as a result of Bennett [2-4] as well as issues
(universal) calculation systems in which an outcome is not able to simply be calculated,
nevertheless additionally uncomputed. We furthermore determine such as systems being each
forward as well as backward deterministic. Although a reversible computation system does
compute every one of the injective computable features, infectivity is certainly not adequate in
order to define a reversible computing model; we ought to additionally need that every
computation stage is bijective. This significant necessity offers the association to conservation
to information that will be a key inspiration for analysis in reversible computing. A
determination which includes their basis in 1961 with a concept characterized by Landauer
[14]; a concept that has been experimentally confirmed really newly.
Reversible computing covers procedure systems which can be each forward as well as in
reverse deterministic. Such types provide purposes at system inversion as well as bidirectional
processing and tend to be additionally worthwhile as research to technical qualities. The
inspiration concerning reversible computing arrives, nevertheless, frequently coming from the
reality these types of models are information protecting. Designing reversible 1-bit full adder
6. Jun-Cheol Jeon
http://www.iaeme.com/IJCIET/index.asp 707 editor@iaeme.com
circuits on paper becomes really complicated, therefore We have created two unique design of
reversible gates specifically as Toffoli [15] and Feynman. By designing compact gates that can
streamline the execution procedure. These types of two reversible gates are often applied in a
garbage-free layout flow, in which circuits are characterized by the low-power energy
consumption.
The number of inputs and the number of outputs are equal to in reversible logic circuits
with the one-to-one mapping between them. A number of 1’s in the inputs is equal to the
number of 1’s in the outputs. If the output is given then it is possible to recover the input [3].
Therefore, it is called reverse logic. The first reversible logic gate is 3 3 Toffoli gate. Figure
1 illustrates the block diagram of the gate and its trust table, respectively. It is also called
Controlled-Controlled-NOT. Toffoli gate can be an illustration regarding two-through gates,
due to the fact two from the inputs become provided to the output. Likewise, the approach to
k-through gates is generally released, in addition to the approach of k k Toffoli Gates. Overall,
with a reversible gate among n inputs plus n outputs, the matrix is of size 2n 2n.
Feynman gate extensively applied notational system includes an inherent 1-dimensional
construction, in the same manner the gates exclusively manage vertically using computations
proceeding starting left to right. Such a 1-dimensional design a great definition regarding
various quantum architectures including reversible full adder structure. The Feynman gate is
2 2 reversible gates which routes one input to one output. Input vectors= (A, B) and output
vectors= (P, Q).
In this section, we present the work that’s being carried out as part of this paper. In
computing paradigm, the Full adder is one of the computing intensive building blocks of the
computer that performs arithmetic and logical operations. The addition is a basic and a
fundamental operation involved in any digital logic design or a control system design.
The performance of any digital system is characterized and heavily influenced by the
performance of the adders in that design. Various designs of fast adders have been proposed
by various authors in every possible technology starting from CMOS to nanoscale
implementations such as spin wave functions, QCA’s to name a few. In this work, we intend
to present an adder design based on the reversible computation which will be robust and power
efficient in comparison to the existing designs. Before we get into details of the proposed adder
and the metrics to be used for comparison, we will get an insight into the existing reversible
adder designs based on QCA.
Various reversible 1-bit full adder structures are proposed by researchers. One of new
example is suggested by Taherkhani et al [23] in 2017. This reversible gate includes 3 inputs
X1, X2, X3 as well as produces 3 outputs Y1, Y2 and Y3. “In this reversible 1-bit adder, an easy
along with thick two-input exclusive-OR (XOR) layout [16] is applied to recognition of the 3rd
output (Y3).
7. Minimized Energy Consumption Based Qca Reversible Adder
http://www.iaeme.com/IJCIET/index.asp 708 editor@iaeme.com
B
A
1.00
1.00 1.00
1.00
-1.00
-1.00
1.00
1.00
-1.00
-1.00
C
Cout
Bout
Gar
Sum/Diff
Figure 4 Reversible 1-bit full adder/subtarctor by E. Taherkhani et al. [23]
Furthermore, concerning wire crossing, the single layer technique operating various clock
zones is employed. Actually worth observing a Feynman gate at x as well as y inputs produces
x and x⊕y outputs [6]. During the suggested layout, the initial FG replicates the B input and
the second one is used to create a three-input XOR (A⊕B⊕C). Sum and Diff are the sum and
difference of the three inputs, respectively and Cout plus Bout is the output hold additionally
borrows, correspondingly.” Moreover, the fourth output (A⊕C) is a garbage output.
Concerning execution of reversible 1-bit adder circuit is necessary 228 QCA cell and 0.28 µm2
area. QCA implementation of Taherkhani et al [23] design is illustrated in Figure 4.
4. PROPOSED 1-BIT REVERSIBLE FULL ADDER
The suggested reversible 1-bit full adder is a three input reversible circuit. A,B,C are inputs. A,
A XOR B, SUM, Cout are outputs. This circuit demands three reversible gates named as Toffoli
gate and Feynman gate and also generates two garbage outputs. That layout involves the lower
quantity of QCA cells and low garbage outputs compared to [21-23] repeatedly. Within this
section, we're going to additionally demonstrate the advance of our recommended past
reversible full-adder circuit. We establish the reversible full-adder circuit using the support to
the unique design of Toffoli and Feynman gates was shown in Figure 5(a) and Figure 5(b),
respectively. Clocking based wire crossing is accomplished to cross the wire. The structure is
constructed of the regular cell. By the standard, all input cells are placed in one side, the outputs
are placed in another side. It helps to actualize the proposed design to combinational QCA
designs, such as arithmetic and logic unit architecture. The block diagram furthermore QCA
execution of proposed reversible 1-bit full adder is given in Figure 6. The proposed new design
of Toffoli gate composed of one 3-input majority and one XOR gate. This layout consists of
46 quantum cell and using 4 clock phases. The structure is occupied by 0.058 µm2
total area
with low complexity. In this design, single layer wire crossing which is based on QCA clocking
is used. It can lead to the compact circuit and realization of the design in complex circuit
architecture can be more proper.
8. Jun-Cheol Jeon
http://www.iaeme.com/IJCIET/index.asp 709 editor@iaeme.com
-1.00
R
-1.00
Q
PA
B
C
-1.00 Q
(a) (b)
A
B
P
Figure 5 Reversible gates: (a) Toffoli gate [15], (b)Feynman gate
Toffoli
gate
Toffoli
gate
Feynman
gate
Feynman
gate
A
B
0 C
A
SUM= A⊕⊕⊕⊕B⊕⊕⊕⊕C
A⊕⊕⊕⊕B
Cout= (A⊕⊕⊕⊕B)C⊕⊕⊕⊕AB
(a)
-1.00
-1.00
-1.00 -1.00
-1.00-1.00
-1.00
A
B
C
A
A⊕⊕⊕⊕B
SUM= A⊕⊕⊕⊕B⊕⊕⊕⊕C
Cout= (A⊕⊕⊕⊕B)C⊕⊕⊕⊕AB
(b)
Figure 6 Proposed reversible 1-bit full adder: (a) block diagram, (b) QCA implementation
Several prior works are discussed Toffoli gate in QCA technology. Some of them are
misalignment to the standard form of the reversible structure, such as less complexity design
9. Minimized Energy Consumption Based Qca Reversible Adder
http://www.iaeme.com/IJCIET/index.asp 710 editor@iaeme.com
[17] is used fewer cells in his design, but one of the outputs is placed inside of the structure. In
the design [17], all construction way is by the rule of reversible construction, but with more
cell count and bigger occupation area. The proposed layout maintains reached enhancements
with regards to used cell count, total area as well as with regular construction way.
Table 1 Truth table of reversible 1-bit full adder
Input Output
A B C Sum Cout
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
There are several Feynman gate structures are investigated by researchers. For getting an
efficient result, in all previously structures required many gates, area, and delay. Although, our
proposed circuit composed of only one XOR gate [18]. This layout consists of 17 quantum cell
and using 1 clock phases. The structure is occupied by 0.01 µm2
total area with low complexity.
In this design, single layer wire crossing which is based on QCA clocking is used. It can lead
to the compact circuit and realization of the design in complex circuit architecture can be more
proper. By this way, we get the optimal and efficient circuit to connect to other larger circuits.
Our proposed design can be more efficient for reversible designs and it is more complex than
the prior circuit.
The two new designs of reversible gates Toffoli and Feynman were suggested plus could
apply a reversible 1-bit full adder having a decreased quantum cost that will be equivalent
towards the quantity of QCA cells involved, lower propagation delay, as well as among
absolutely no overhead with regards to amount of ancilla inputs then the garbage outputs. The
recommended reversible 1-bit adder layout established on the Toffoli additionally Feynman
reversible gates tend to be reviewed as well as displayed to become improve compared to
another current design of reversible adder projected in the reversible field with regards to the
amount of QCA cells, delay, and the garbage outputs. It is composed of 129 cells with 0.13
µm2
areas, by realizing low-complexity XOR gate and one majority gate. The desired output
is generated after 1.75 clock phases. The new proposal reversible gate can be substantiated
regarding the number of gates which guarantees less propagation delay contrast with existing
gates. We have demonstrated the layout involving a reversible adder then executed this
utilizing just reversible logic gates. Whereas normally even compact circuits, using promote
improvement it ought to be conceivable to utilize comparative methodologies to actualize even
larger circuits. Most of the time, the arithmetic capacity itself should likewise be redefined,
with the end goal that it can be communicated reversibly. Our recent perform on reversible 1-
bit adder based on QCA is the undeniable illustration. Being mindful of this, we require
additional outline deal with low garbage output executions of reversible circuits.
The proposed reversible adder is going to be an essential element on the every QCA
reversible arithmetic logical unit (ALU) definitely a very important aspect in an extended range
of optical signal handling programs. Although maintaining over discussed variables in
thinking, we provide suggested streamlined reversible 1-bit adder layout techniques focusing
10. Jun-Cheol Jeon
http://www.iaeme.com/IJCIET/index.asp 711 editor@iaeme.com
on various promising nanotechnologies. The paper provides the subsequent benefits in
direction of the layout research additionally system of reversible circuits in promising features.
5. RESULTS AND DISCUSSION
The proposed reversible 1-bit adder and existing is synthesized using Toffoli and Feynman
gates. Quantum cost, and number of gates and input/output lines are considered as benchmarks
to evaluate the proposed reversible 1-bit adder with existing adders [21-23]. To achieve 1-bit
addition and logical operations using the existing reversible adders require more number of
QCA cells and consume more gate delay. Using proposed new design of reversible gates, all
possible arithmetic and logical operations with single gate is possible without any more gate
delays. Added to this, proposed reversible 1-bit full adder performs with less number of Taffoli
gate and Feynman gate, quantum cost and number of input/output lines using reversible
computation. Proposed design can be substantiated in terms of number of gates which ensures
less propagation delay compare to existing reversible adders.
In future, proposed reversible 1-bit full adder will be validated as a basic building logic of
a reversible logic circuit. Due to its technology limitations, presently, traditional computing
evolves by improving the parallelism. In future, certain emerging computing like QCA will
adopt reversible logic. After more validation of proposed design in larger circuits and
enhancements, it can be practically realized using QCA logical gates. Our projected circuit had
been functionally verified utilizing the QCADesigner tool [19] that is efficient simulation tool
for QCA circuit. Configuration of the tool is set to bistable approximation. The simulation
wave-form of the design is demonstrated in Figure 7 and it confirms that all functionality of
the presented gate works well with strong signal strength. In the simulation result, red rectangle
shows binary sequence of the truth table of the reversible 1-bit full adder and it matches
relatively with original one, as illustrated in Table 1.
Figure 7 Simulation result of proposed reversible 1-bit full adder
A detailed study in the suggested scheme along with the existing established scheme based
on the power consumption is presented in this section. We try to compute the energy dissipation
by QCAPro tool [20] (0.50Ek, 1.00Ek, 1.50 Ek) for proposed reversible 1-bit full adder and
compare the results for power efficiency. It is clearly seen by the Figure 8, our proposal design
is low-power consumption circuit.
11. Minimized Energy Consumption Based Qca Reversible Adder
http://www.iaeme.com/IJCIET/index.asp 712 editor@iaeme.com
Figure 8 Power dissipation map for the proposed reversible 1-bit full adder with 0.5 Ek
6. COMPARISION AND CONCLUSION
Different kinds of established QCA reversible layouts concerning 1-bit full adder during the
written material for instance the design in [21-23]. Therefore, we've been outlining the number
of QCA cells, delay, usage area, power consumption belonging to the different reversible 1-bit
adders employed for the established perform in Table 2 and Table 3 respectively. For
comparison we intend to compare our proposed designs with the existing QCA reversible 1-bit
adder that make use of both reversible gates in their design. The QCA representation of the two
existing adders which is used for comparison is as shown in Table 2.
Table 2 Comparison table of reversible 1-bit full adders
Circuits Cell count Area (μm )
Latency
(clock cycles)
Kianpour et al.[21] 399 0.50 2.00
Mohammadi et al.[22] 351 0.41 1.50
Taherkhani et al.[23] 228 0.28 1.75
Proposed 129 0.13 1.75
For our proposed reversible 1-bit adder the number of cells is 129 cells. QCA cells are
extremely area efficient for digital circuits. It typically has an area of 0.13 µm2
with a cell
dimension of 10 nm. Through Table 2 it is able to be observed about the suggested layout
belonging to the reversible 1-bit full adder attains the enhancement percentages extending 43
% compared to the best and recent circuit presented in design of [23] in terms of quantity of
QCA cell. The Table 3 demonstrates the assessment around the suggested design using the
established designs of power consumption, proposed in [22, 23]. From Table 3, it is visible
about the suggested layout of reversible 1-bit full adder attains the advance rates varying 45 %
with regards to power consumption contrasted with regard to the design provided in [23].
12. Jun-Cheol Jeon
http://www.iaeme.com/IJCIET/index.asp 713 editor@iaeme.com
Table 2 Comparison table of reversible 1-bit full adders
Circuits
Avg. leakage energy
dissipation (eV)
Avg. switching energy
dissipation (eV)
Total energy
consumption (eV)
0.5 Ek
1.00
Ek
1.50
Ek
0.5
Ek
1.00
Ek
1.50
Ek
0.5 Ek
1.00
Ek
1.50
Ek
[22] 0.094 0.271 0.486 0.354 0.309 0.275 0.448 0.579 0.761
[23] 0.068 0.209 0.376 0.269 0.236 0.203 0.337 0.445 0.579
Proposed 0.042 0.125 0.222 0.124 0.108 0.092 0.166 0.233 0.314
The goal of this work was to exploit the inbuilt reversible nature of QCAs and design energy
efficient circuits. The efficiency and the gains provided by the custom technique were
demonstrated with the help of new design of reversible gates based on the custom reversible
technique and compared with existing designs. There is additionally demonstrated the structure
of a reversible processing structure as well as applied it operating exclusively reversible logic
gates. Although, these are even simple techniques, alongside extra improvement it needs to be
available to work with alike techniques to make usage of still bigger models. A broad
conclusion that can be drawn from this work is that reversible 1-bit full adder does offer a lot
of savings in terms of power and area. Other particularly, there is produced unique low garbage
output circuits concerning addition furthermore were performing in direction of a standard
multiplication circuit. A novel design technique for low power computation based on
reversibility in QCA’s. Low quantum cost reversible circuits to build the emerging quantum
computing machine can use the proposed 1-bit full adder for better reversible performance.
From proposed design experience, we know that circuit rapidly ends up being challenging
whenever efficiency also amount of wires included were improved. Circuit that makes use of
both Laundeur and Bennett clocking scheme can be designed and tested for efficiency in terms
of power and performance.
ACKNOWLEDGEMENTS
This work was supported by the National Research Foundation of Korea (NRF) grant funded
by the Korea government (MSIP) (NO. NRF-2017R1D1A3B03034346).
REFERENCES
[1] Lent, C. S., Tougaw, P. D., Porod, W. and Bernstein, G. H. Quantum Cellular Automata,
Journal of Nanotechnology, 4(1), 1993, pp. 49-57.
[2] Bennett, C. H. Logical Reversibility of Computation, IBM Journal of Research and
Development, 17(6), 1973, pp. 525-532.
[3] Toffoli, T. Reversible Computing, International Colloquium on Automata, Languages, and
Programming, Springer, Berlin, Heidelberg, 1980, July 14.
[4] Fredkin, E. and Toffoli, T. Conservative Logic, International Journal of Theoretical
Physics, 21, 1982, pp. 219-253.
[5] Jeon, J. C. Analysis of Coplanar QCA Decoder Module Using Typical Five Input Majority
Gate, Advanced Science Letters, 23(10), 2017, pp. 9847-9851.
[6] Feynman, R. P. Quantum Mechanical Computers, Optics News, 11(2), 1985, pp. 11-20.
[7] Jeon, J. C. and Yoo, K. Y. Low-Power Exponent Architecture in Finite Fields, IEE
Proceedings - Circuits, Devices and Systems, 152(6), 2005, pp. 573-578.
13. Minimized Energy Consumption Based Qca Reversible Adder
http://www.iaeme.com/IJCIET/index.asp 714 editor@iaeme.com
[8] Makanda, K. and Jeon, J. C. Combinational Circuit Design Based on Quantum-Dot Cellular
Automata, International Journal of Control and Automation, 7(6), 2014, pp. 369–378.
[9] Tougaw, P. D. and Lent, C. S. Logical devices implemented using quantum cellular
automata. Journal of Applied Physics, 75(3), 1994, pp. 1818–1825.
[10] Jeon, J. C. and Yoo, K. Y. Elliptic Curve based Hardware Architecture using Cellular
Automata, Mathematics and Computers in Simulation, 79(4), 2008, pp. 1197-1203.
[11] Jeon, J. C. Low Hardware Complexity QCA Decoding Architecture Using Inverter Chain,
International Journal of Control and Automation, 9(4), 2016, pp. 347-358.
[12] Thapliyal, H. and Ranganathan, N. Reversible logic-based concurrently testable latches for
molecular QCA, IEEE Transactions on Nanotechnology, 9(1), 2010, pp. 62-69.
[13] Jeon, J. C. Five-Input Majority Gate Based QCA Decoder, Advanced Science and
Technology Letters, 122, 2016, pp. 95-99.
[14] Landauer, R. Irreversibility and Heat Generation in the Computing Process, IBM Journal
of Research and Development, 5(3), 1961, pp. 183-191
[15] Jeon, J. C. 7-Input Majority Gate Based Priority Encoder Using Multi-Layer Quantum-Dot
Cellular Automata, Advanced Science Letters, 23(10), 2017, pp. 10118-10122.
[16] Chabi, A., Roohi, A., Khademolhosseini, H., Navi, K. and DeMara, R. Towards Ultra-
Efficient QCA Reversible Circuits, Microprocessors and Microsystems, 49, 2017, pp. 127-
138.
[17] Shafi, M. A., Islam, M. S. and Bahar, A. N. A Review on Reversible Logic Gates And Its
QCA Implementation, International Journal of Computer Applications, 128(2), 2016, pp.
27-34.
[18] Ahmad, F., Bhat, G. M., Khademolhosseini, H., Azimi, S., Angizi, S., Navi, K. Towards
Single Layer Quantum-dot Cellular Automata Adders Based on Explicit Interaction of
Cells, Journal of Computational Science, 16, 2016, pp. 8-15.
[19] Walus, K., Dysart, T. J., Jullien, G. A. and Budiman, R. A. QCADesigner: A Rapid Design
and Simulation Tool For Quantum-Dot Cellular Automata, IEEE Transactions on
Nanotechnology, 3(1), 2004, pp. 26-31.
[20] Srivastava, S., Asthana, A., Bhanja, S. and Sarkar, S. QCAPro - An Error-Power Estimation
Tool For QCA Circuit Design, IEEE International Symposium on Circuits and Systems,
Rio de Janeiro, Brazil, 2011.
[21] Kianpour, M. and Nadooshan, R. S. Novel 8-bit Reversible Full Adder/Subtractor using A
QCA Reversible Gate, Journal of Computational Electronics, 16(2), 2016, pp. 459-472.
[22] Mohammadi, Z. and Mohammadi, M. Implementing A One-bit Reversible Full Adder
using Quantum-Dot Cellular Automata, Quantum Information Processing, 13(9), 2014, pp.
2127-2147.
[23] Taherkhani, E., Moaiyeri, M. H. and Angizi, S. Design of an Ultra-Efficient Reversible
Full Adder-Subtractor in Quantum-Dot Cellular Automata, Quantum Information
Processing, 142, 2017, pp. 557- 563.