SlideShare a Scribd company logo
1 of 23
EC8791
EMBEDDED AND REAL
TIME SYSTEMS
Mr.C.KARTHIKEYAN
AP/ECE/RMKCET
Design example: Model train controller
Learning of UML through Model Train Controller
THE EMBEDDED SYSTEM DESIGN PROCESS Contd..
Model train setup
console
power
supply
rcvr motor
header Command ECCaddress
Model train controller – WORKING PRINCIPLE
For design, we start with requirement first
The user sends messages to the train with a control box attached to the tracks.
The control box consists of a console, throttle, emergency stop button, and so on.
Since the train receives its electrical power from the two rails of the track, the control box
can send signals to the train over the tracks by modulating the power supply voltage.
The control panel sends packets over the tracks to the receiver on the train.
This is a one-way communication system—the model train cannot send commands back to
the user.
Requirements
• Console can control 8 trains on 1 track.
• Throttle –controls the speed
• Inertia control- to adjust the speed
• Emergency stop button.
• Error detection scheme on messages.
7
Sample requirements form.
THE EMBEDDED SYSTEM DESIGN PROCESS Contd..
Requirements form
name model train controller
purpose control speed of <= 8 model trains
inputs throttle, inertia, emergency stop,
train #
outputs train control signals
functions set engine speed w. inertia;
emergency stop
performance can update train speed at least 10
times/sec
manufacturing cost $50
power wall powered
physical
size/weight
console comfortable for 2 hands; < 2
lbs.
9
The DCC standard is given in two documents:
■ Standard S-9.1, the DCC Electrical Standard, defines how
bits are encoded on the rails for transmission.
■ Standard S-9.2, the DCC Communication Standard,
defines the packets that carry information.
.
DCC electrical standard
1 is 58 ms, 0 is at least 100
ms.
time
logic 1 logic 0
58 ms >= 100 ms
11
DCC packet types
• Baseline packet: minimum packet that must
be accepted by all DCC implementations.
– Address data byte gives receiver address.
– Instruction data byte gives basic instruction.
– 0110 1 0 10
– Error correction data byte gives ECC.
12
DCC communication standard
• Basic packet format: PSA(sD)+E.
• P: preamble = 1111111111.
• S: packet start bit = 0.
• A: address data byte.
• s: data byte start bit.
• D: data byte (info in CU bit format )
• E: packet end bit = 1.
13
2.(i)Conceptual specification
14
functions
Console:
read state of front panel;
format messages;
transmit messages.
Train:
receive message;
interpret message;
control the train.
Console system classes
console
panel formatter transmitter
receiver* sender*
1
1
1
11
1
1
1
1
1
16
Train system classes
train set
train
receiver
controller
motor
interface
detector* pulser*
1
1..t
1
1
1
1
1 1
1
1
1
1
17
Train speed control
• Motor controlled by pulse width modulation:
V
+
-
18
2.(ii)Console physical object classes
knobs*
train-knob: integer
speed-knob: integer
inertia-knob: unsigned-
integer
emergency-stop: boolean
Set-knobs()
pulser*
pulse-width: unsigned-
integer
direction: boolean
sender*
send-bit()
detector*
read-bit() : integer
Panel and motor interface classes
panel
train-number() : integer
speed() : integer
inertia() : integer
estop() : boolean
new-settings()
motor-interface
speed: integer
Transmitter and receiver classes
transmitter
send-speed(adrs: integer,
speed: integer)
send-inertia(adrs: integer,
val: integer)
set-estop(adrs: integer)
receiver
current: command
new: boolean
read-cmd()
new-cmd() : boolean
rcv-type(msg-type:
command)
rcv-speed(val: integer)
rcv-inertia(val:integer)
Formatter class
formatter
current-train: integer
current-speed[ntrains]: integer
current-inertia[ntrains]:
unsigned-integer
current-estop[ntrains]: boolean
send-command()
panel-active() : boolean
operate()
Formatter class holds state for
each train, setting for current
train.
The operate() operation
performs the basic formatting
task.
• MODEL TRAIN
• MECHANISM
• ES DESIGN PROCESS
• REQ, REQ CHART
• DCC
• SPEC
• DETAILED,CONCEPTUAL
Summary

More Related Content

What's hot

EC8791 consumer electronics-platform level performance analysis
EC8791 consumer electronics-platform level performance analysisEC8791 consumer electronics-platform level performance analysis
EC8791 consumer electronics-platform level performance analysisRajalakshmiSermadurai
 
Ec8791 unit 5 processes and operating systems
Ec8791 unit 5 processes and operating systemsEc8791 unit 5 processes and operating systems
Ec8791 unit 5 processes and operating systemsRajalakshmiSermadurai
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)Zubair Khalid
 
Direct memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerDirect memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerMuhammed Afsal Villan
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecturevikram patel
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory AccessSanjay Saluth
 
MCF5223x: Integrated ColdFire V2 Ethernet Microcontrollers
MCF5223x: Integrated ColdFire V2 Ethernet MicrocontrollersMCF5223x: Integrated ColdFire V2 Ethernet Microcontrollers
MCF5223x: Integrated ColdFire V2 Ethernet MicrocontrollersPremier Farnell
 
Intel 8257 programmable dma controller
Intel 8257 programmable dma controllerIntel 8257 programmable dma controller
Intel 8257 programmable dma controllerabdulugc
 
Dma and dma controller 8237
Dma and dma controller 8237Dma and dma controller 8237
Dma and dma controller 8237Ashwini Awatare
 
4.programmable dma controller 8257
4.programmable dma controller 82574.programmable dma controller 8257
4.programmable dma controller 8257MdFazleRabbi18
 
8237 dma controller
8237 dma controller8237 dma controller
8237 dma controllerTech_MX
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)Page Maker
 
EC8791 designing with computing platform
EC8791 designing with computing platformEC8791 designing with computing platform
EC8791 designing with computing platformRajalakshmiSermadurai
 
AAME ARM Techcon2013 005v02 System Startup
AAME ARM Techcon2013 005v02 System StartupAAME ARM Techcon2013 005v02 System Startup
AAME ARM Techcon2013 005v02 System StartupAnh Dung NGUYEN
 

What's hot (20)

EC8791 consumer electronics-platform level performance analysis
EC8791 consumer electronics-platform level performance analysisEC8791 consumer electronics-platform level performance analysis
EC8791 consumer electronics-platform level performance analysis
 
Ec8791 unit 5 processes and operating systems
Ec8791 unit 5 processes and operating systemsEc8791 unit 5 processes and operating systems
Ec8791 unit 5 processes and operating systems
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Direct memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA ControllerDirect memory access (dma) with 8257 DMA Controller
Direct memory access (dma) with 8257 DMA Controller
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 
Bus aribration
Bus aribrationBus aribration
Bus aribration
 
MCF5223x: Integrated ColdFire V2 Ethernet Microcontrollers
MCF5223x: Integrated ColdFire V2 Ethernet MicrocontrollersMCF5223x: Integrated ColdFire V2 Ethernet Microcontrollers
MCF5223x: Integrated ColdFire V2 Ethernet Microcontrollers
 
Intel 8257 programmable dma controller
Intel 8257 programmable dma controllerIntel 8257 programmable dma controller
Intel 8257 programmable dma controller
 
Dma and dma controller 8237
Dma and dma controller 8237Dma and dma controller 8237
Dma and dma controller 8237
 
2 unit-es-printed
2 unit-es-printed2 unit-es-printed
2 unit-es-printed
 
4.programmable dma controller 8257
4.programmable dma controller 82574.programmable dma controller 8257
4.programmable dma controller 8257
 
Dma
DmaDma
Dma
 
8237 dma controller
8237 dma controller8237 dma controller
8237 dma controller
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
 
DMA
DMADMA
DMA
 
Ec305.13 buses mgl
Ec305.13 buses mglEc305.13 buses mgl
Ec305.13 buses mgl
 
I/O Channel IBM 370
I/O Channel IBM 370I/O Channel IBM 370
I/O Channel IBM 370
 
EC8791 designing with computing platform
EC8791 designing with computing platformEC8791 designing with computing platform
EC8791 designing with computing platform
 
AAME ARM Techcon2013 005v02 System Startup
AAME ARM Techcon2013 005v02 System StartupAAME ARM Techcon2013 005v02 System Startup
AAME ARM Techcon2013 005v02 System Startup
 

Similar to Unit 1a train

MODEL TRAIN CONTROLLER.pptx
MODEL TRAIN CONTROLLER.pptxMODEL TRAIN CONTROLLER.pptx
MODEL TRAIN CONTROLLER.pptxjanaki raman
 
final_of_can_bus_ (1).ppt
final_of_can_bus_ (1).pptfinal_of_can_bus_ (1).ppt
final_of_can_bus_ (1).pptZiadAlfawadleh1
 
IEEE Paper A SystemC AMS Model of an I2C Bus Controller
IEEE Paper A SystemC AMS Model  of an I2C Bus ControllerIEEE Paper A SystemC AMS Model  of an I2C Bus Controller
IEEE Paper A SystemC AMS Model of an I2C Bus ControllerDweapons Art
 
Introduction to embedded computing and arm processors
Introduction to embedded computing and arm processorsIntroduction to embedded computing and arm processors
Introduction to embedded computing and arm processorsRAMPRAKASHT1
 
Vector_EMOB_2017_Michael_Epping (2).pdf
Vector_EMOB_2017_Michael_Epping (2).pdfVector_EMOB_2017_Michael_Epping (2).pdf
Vector_EMOB_2017_Michael_Epping (2).pdfmohith82
 
Modem synchronization and control
Modem synchronization and controlModem synchronization and control
Modem synchronization and controlsirish2chandraa
 
Simulation Design of DC Motor Control System Based on MC9S12D64 MCU
Simulation Design of DC Motor Control System Based on MC9S12D64 MCUSimulation Design of DC Motor Control System Based on MC9S12D64 MCU
Simulation Design of DC Motor Control System Based on MC9S12D64 MCUIJERA Editor
 
Automatic car parking system by Himanshu
Automatic car parking system by HimanshuAutomatic car parking system by Himanshu
Automatic car parking system by Himanshuhimanshu3070
 
tutorial_pscad.pptx
tutorial_pscad.pptxtutorial_pscad.pptx
tutorial_pscad.pptxdfddfdf5
 
intelligent braking system report
intelligent braking system reportintelligent braking system report
intelligent braking system reportSumit Kumar
 
Rail gate controller ppt
Rail gate controller pptRail gate controller ppt
Rail gate controller pptSajal Das
 
Sms based notice board with 3 lcd
Sms based notice board with 3 lcdSms based notice board with 3 lcd
Sms based notice board with 3 lcdAnkur Kumar
 
Black Box for a Car
Black Box for a CarBlack Box for a Car
Black Box for a Carsubrat manna
 
Resume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed SignalResume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed SignalArizona State University
 
Resume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed SignalResume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed SignalArizona State University
 
Is95 System Engineering
Is95 System EngineeringIs95 System Engineering
Is95 System EngineeringPengpeng Song
 
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCKINTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCKSantanu Chatterjee
 

Similar to Unit 1a train (20)

MODEL TRAIN CONTROLLER.pptx
MODEL TRAIN CONTROLLER.pptxMODEL TRAIN CONTROLLER.pptx
MODEL TRAIN CONTROLLER.pptx
 
final_of_can_bus_ (1).ppt
final_of_can_bus_ (1).pptfinal_of_can_bus_ (1).ppt
final_of_can_bus_ (1).ppt
 
IEEE Paper A SystemC AMS Model of an I2C Bus Controller
IEEE Paper A SystemC AMS Model  of an I2C Bus ControllerIEEE Paper A SystemC AMS Model  of an I2C Bus Controller
IEEE Paper A SystemC AMS Model of an I2C Bus Controller
 
Introduction to embedded computing and arm processors
Introduction to embedded computing and arm processorsIntroduction to embedded computing and arm processors
Introduction to embedded computing and arm processors
 
Vector_EMOB_2017_Michael_Epping (2).pdf
Vector_EMOB_2017_Michael_Epping (2).pdfVector_EMOB_2017_Michael_Epping (2).pdf
Vector_EMOB_2017_Michael_Epping (2).pdf
 
Modem synchronization and control
Modem synchronization and controlModem synchronization and control
Modem synchronization and control
 
Simulation Design of DC Motor Control System Based on MC9S12D64 MCU
Simulation Design of DC Motor Control System Based on MC9S12D64 MCUSimulation Design of DC Motor Control System Based on MC9S12D64 MCU
Simulation Design of DC Motor Control System Based on MC9S12D64 MCU
 
Automatic car parking system by Himanshu
Automatic car parking system by HimanshuAutomatic car parking system by Himanshu
Automatic car parking system by Himanshu
 
tutorial_pscad.pptx
tutorial_pscad.pptxtutorial_pscad.pptx
tutorial_pscad.pptx
 
Communication
CommunicationCommunication
Communication
 
intelligent braking system report
intelligent braking system reportintelligent braking system report
intelligent braking system report
 
Rail gate controller ppt
Rail gate controller pptRail gate controller ppt
Rail gate controller ppt
 
Sms based notice board with 3 lcd
Sms based notice board with 3 lcdSms based notice board with 3 lcd
Sms based notice board with 3 lcd
 
Switching seminar ppt
Switching seminar pptSwitching seminar ppt
Switching seminar ppt
 
Black Box for a Car
Black Box for a CarBlack Box for a Car
Black Box for a Car
 
Resume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed SignalResume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed Signal
 
Resume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed SignalResume_Karthik_Koneru_Analog_and_Mixed Signal
Resume_Karthik_Koneru_Analog_and_Mixed Signal
 
Is95 System Engineering
Is95 System EngineeringIs95 System Engineering
Is95 System Engineering
 
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCKINTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
 
profibus theory solution
profibus theory solutionprofibus theory solution
profibus theory solution
 

More from Karthik Vivek

Peak detector, instrumentation amp
Peak detector, instrumentation ampPeak detector, instrumentation amp
Peak detector, instrumentation ampKarthik Vivek
 
U3 op amp applications
U3 op amp applicationsU3 op amp applications
U3 op amp applicationsKarthik Vivek
 
Fabrication of diodes, resistors, capacitors, fe ts
Fabrication of diodes, resistors, capacitors, fe tsFabrication of diodes, resistors, capacitors, fe ts
Fabrication of diodes, resistors, capacitors, fe tsKarthik Vivek
 
Compiler optimization
Compiler optimizationCompiler optimization
Compiler optimizationKarthik Vivek
 
Embedded programming u3 part 1
Embedded programming u3 part 1Embedded programming u3 part 1
Embedded programming u3 part 1Karthik Vivek
 
ARM stacks, subroutines, Cortex M3, LPC 214X
ARM  stacks, subroutines, Cortex M3, LPC 214XARM  stacks, subroutines, Cortex M3, LPC 214X
ARM stacks, subroutines, Cortex M3, LPC 214XKarthik Vivek
 
ARM Versions, architecture
ARM Versions, architectureARM Versions, architecture
ARM Versions, architectureKarthik Vivek
 
unit 2- OP AMP APPLICATIONS
unit 2- OP AMP APPLICATIONSunit 2- OP AMP APPLICATIONS
unit 2- OP AMP APPLICATIONSKarthik Vivek
 
VLSI DESIGN- MOS TRANSISTOR
VLSI DESIGN- MOS TRANSISTORVLSI DESIGN- MOS TRANSISTOR
VLSI DESIGN- MOS TRANSISTORKarthik Vivek
 

More from Karthik Vivek (20)

Peak detector, instrumentation amp
Peak detector, instrumentation ampPeak detector, instrumentation amp
Peak detector, instrumentation amp
 
U3 op amp applications
U3 op amp applicationsU3 op amp applications
U3 op amp applications
 
Unit 1 ic fab
Unit 1 ic fabUnit 1 ic fab
Unit 1 ic fab
 
Fabrication of diodes, resistors, capacitors, fe ts
Fabrication of diodes, resistors, capacitors, fe tsFabrication of diodes, resistors, capacitors, fe ts
Fabrication of diodes, resistors, capacitors, fe ts
 
Unit 3 part2
Unit 3 part2Unit 3 part2
Unit 3 part2
 
Unit 3 part2
Unit 3 part2Unit 3 part2
Unit 3 part2
 
Unit 3 part2
Unit 3 part2Unit 3 part2
Unit 3 part2
 
Compiler optimization
Compiler optimizationCompiler optimization
Compiler optimization
 
Embedded programming u3 part 1
Embedded programming u3 part 1Embedded programming u3 part 1
Embedded programming u3 part 1
 
ARM stacks, subroutines, Cortex M3, LPC 214X
ARM  stacks, subroutines, Cortex M3, LPC 214XARM  stacks, subroutines, Cortex M3, LPC 214X
ARM stacks, subroutines, Cortex M3, LPC 214X
 
ARM inst set part 2
ARM inst set part 2ARM inst set part 2
ARM inst set part 2
 
ARM instruction set
ARM instruction  setARM instruction  set
ARM instruction set
 
ARM instruction set
ARM instruction  setARM instruction  set
ARM instruction set
 
ARM Versions, architecture
ARM Versions, architectureARM Versions, architecture
ARM Versions, architecture
 
Unit 1c
Unit 1cUnit 1c
Unit 1c
 
Unit 1b
Unit 1bUnit 1b
Unit 1b
 
Introduction
IntroductionIntroduction
Introduction
 
unit 2- OP AMP APPLICATIONS
unit 2- OP AMP APPLICATIONSunit 2- OP AMP APPLICATIONS
unit 2- OP AMP APPLICATIONS
 
VLSI DESIGN- MOS TRANSISTOR
VLSI DESIGN- MOS TRANSISTORVLSI DESIGN- MOS TRANSISTOR
VLSI DESIGN- MOS TRANSISTOR
 
Power Dissipation
Power DissipationPower Dissipation
Power Dissipation
 

Recently uploaded

A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...PsychoTech Services
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdfSoniaTolstoy
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfchloefrazer622
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajanpragatimahajan3
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpinRaunakKeshri1
 
General AI for Medical Educators April 2024
General AI for Medical Educators April 2024General AI for Medical Educators April 2024
General AI for Medical Educators April 2024Janet Corral
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...christianmathematics
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfJayanti Pande
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhikauryashika82
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfciinovamais
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 

Recently uploaded (20)

A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdf
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajan
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpin
 
General AI for Medical Educators April 2024
General AI for Medical Educators April 2024General AI for Medical Educators April 2024
General AI for Medical Educators April 2024
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 
Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 

Unit 1a train

  • 1. EC8791 EMBEDDED AND REAL TIME SYSTEMS Mr.C.KARTHIKEYAN AP/ECE/RMKCET
  • 2. Design example: Model train controller Learning of UML through Model Train Controller
  • 3. THE EMBEDDED SYSTEM DESIGN PROCESS Contd..
  • 4. Model train setup console power supply rcvr motor header Command ECCaddress
  • 5.
  • 6. Model train controller – WORKING PRINCIPLE For design, we start with requirement first The user sends messages to the train with a control box attached to the tracks. The control box consists of a console, throttle, emergency stop button, and so on. Since the train receives its electrical power from the two rails of the track, the control box can send signals to the train over the tracks by modulating the power supply voltage. The control panel sends packets over the tracks to the receiver on the train. This is a one-way communication system—the model train cannot send commands back to the user.
  • 7. Requirements • Console can control 8 trains on 1 track. • Throttle –controls the speed • Inertia control- to adjust the speed • Emergency stop button. • Error detection scheme on messages. 7
  • 8. Sample requirements form. THE EMBEDDED SYSTEM DESIGN PROCESS Contd..
  • 9. Requirements form name model train controller purpose control speed of <= 8 model trains inputs throttle, inertia, emergency stop, train # outputs train control signals functions set engine speed w. inertia; emergency stop performance can update train speed at least 10 times/sec manufacturing cost $50 power wall powered physical size/weight console comfortable for 2 hands; < 2 lbs. 9
  • 10. The DCC standard is given in two documents: ■ Standard S-9.1, the DCC Electrical Standard, defines how bits are encoded on the rails for transmission. ■ Standard S-9.2, the DCC Communication Standard, defines the packets that carry information. .
  • 11. DCC electrical standard 1 is 58 ms, 0 is at least 100 ms. time logic 1 logic 0 58 ms >= 100 ms 11
  • 12. DCC packet types • Baseline packet: minimum packet that must be accepted by all DCC implementations. – Address data byte gives receiver address. – Instruction data byte gives basic instruction. – 0110 1 0 10 – Error correction data byte gives ECC. 12
  • 13. DCC communication standard • Basic packet format: PSA(sD)+E. • P: preamble = 1111111111. • S: packet start bit = 0. • A: address data byte. • s: data byte start bit. • D: data byte (info in CU bit format ) • E: packet end bit = 1. 13
  • 15. functions Console: read state of front panel; format messages; transmit messages. Train: receive message; interpret message; control the train.
  • 16. Console system classes console panel formatter transmitter receiver* sender* 1 1 1 11 1 1 1 1 1 16
  • 17. Train system classes train set train receiver controller motor interface detector* pulser* 1 1..t 1 1 1 1 1 1 1 1 1 1 17
  • 18. Train speed control • Motor controlled by pulse width modulation: V + - 18
  • 19. 2.(ii)Console physical object classes knobs* train-knob: integer speed-knob: integer inertia-knob: unsigned- integer emergency-stop: boolean Set-knobs() pulser* pulse-width: unsigned- integer direction: boolean sender* send-bit() detector* read-bit() : integer
  • 20. Panel and motor interface classes panel train-number() : integer speed() : integer inertia() : integer estop() : boolean new-settings() motor-interface speed: integer
  • 21. Transmitter and receiver classes transmitter send-speed(adrs: integer, speed: integer) send-inertia(adrs: integer, val: integer) set-estop(adrs: integer) receiver current: command new: boolean read-cmd() new-cmd() : boolean rcv-type(msg-type: command) rcv-speed(val: integer) rcv-inertia(val:integer)
  • 22. Formatter class formatter current-train: integer current-speed[ntrains]: integer current-inertia[ntrains]: unsigned-integer current-estop[ntrains]: boolean send-command() panel-active() : boolean operate() Formatter class holds state for each train, setting for current train. The operate() operation performs the basic formatting task.
  • 23. • MODEL TRAIN • MECHANISM • ES DESIGN PROCESS • REQ, REQ CHART • DCC • SPEC • DETAILED,CONCEPTUAL Summary