Unit 2 mpmc

UNIT 2
8086 SYSTEM BUS STRUCTURE
8086 signals – Basic configurations – System bus timing –
System design using 8086 – I/O programming – Introduction to
Multiprogramming – System Bus Structure – Multiprocessor
configurations – Coprocessor, Closely coupled and loosely
Coupled configurations – Introduction to advanced processors.
5/25/2021
Kongunadu College of Engineering and
Technology(Autonomous)
1

8086 SIGNALS
5/25/2021
2

5/25/2021
3

• A 40 pin DIP 8086 microprocessor
• 8086 microprocessor can operate in two modes:
Minimum mode and Maximum mode.
• The pins 24 to 31 have alternate functions for
every mode.
Minimum mode
• MN/ MX pin is connected to +5V. Used in small
systems including only one CPU.
Maximum mode
• MN/ MX pin is connected to ground. Used in large
systems and systems with more than one
processor.
5/25/2021
4

5/25/2021
5

5/25/2021
6

Address / Data Bus (AD15–AD0)
• The multiplexed Address/ Data bus acts as address bus
during the first part of machine cycle (T1) and data bus for
the remaining part of the machine cycle.
Address/Status (A19/S6, A18/S5, A17/S4, A16/S3)
• During T1 these are the four most significant address lines
for memory operations. During I/O operations these lines
are LOW. During memory and I/O operations, status
information is available on these lines during T2, T3, TWAIT,
T4.
5/25/2021
7

Bus High Enable/Status ( BHE /S7)
• During T1 the bus high enable signal ( BHE ) should be
used to enable data onto the most significant half of
the data bus, pins D15±D8.
• BHE is LOW during T1 for read, write, and interrupt
acknowledge cycles when a byte is to be transferred
on the high portion of the bus. The S7 status
information is available during T2, T3, and T4.
5/25/2021
8

Read ( RD )
• This signal is used to read data from memory or I/O
device which reside on the 8086 local bus.
Ready
• If this signal is low the 8086 enters into WAIT state.
The READY signal from memory/ IO is synchronized
by the 8284A clock generator to form READY. This
signal is active HIGH.
Interrupt Request (INTR)
• It is a level triggered maskable interrupt request. A
subroutine is vectored via an interrupt vector lookup
table located in system memory. It can be internally
masked by software resetting the interrupt enable
bit. INTR is internally synchronized. This signal is
active HIGH.
5/25/2021
9

TEST
• This input is examined by the “Wait” instruction. If the TEST input is LOW
execution continues, otherwise the processor waits in an ``Idle’’ state. This
input is synchronized internally during each clock cycle on the leading edge of
CLK.
Reset
• This signal is used to reset the 8086. It causes the processor to immediately
terminate its present activity. The signal must be active HIGH for at least four
clock cycles. It restarts execution when RESET returns LOW.
Clock (CLK)
• This signal provides the basic timing for the processor and bus controller. The
clock frequency may be 5 MHz or 8 MHz or 10 MHz depending on the version
of 8086.
VCC
• It is a +5V power supply pin.
Ground (GND)
• Two pins (1 and 20) are connected to ground ie, 0 V power supply.
Minimum/Maximum (MN/ MX )
• This pin indicates what mode the processor is to operate in. The 8086 can be
configured in either minimum mode or maximum mode using this pin.
5/25/2021
10

SYSTEM BUS STRUCTURE
• Microprocessor is processing device of every
computing device. It needs to communicate with
outer world. It needs to communicate with input
devices to get data, it needs to communicate with
memory to process data according to instructions
written in memory and finally it needs to
communicate with output devices to display the
output on output devices. To communicate with
external world, microprocessor make use of buses.
• System bus is a single computer bus that connects
the major components of a computer system. It
consists of data bus, address bus and control bus.
5/25/2021
11

Data Bus
• It is used for the exchange of data between the
processor, memory and peripherals.
• It is bi-directional so that it allows data flow in
both directions.
• The width of the data bus can differ for every
microprocessor.
• When the microprocessor issues the address of
the instruction, it gets back the instruction
through the data bus.
• When it issues the address of the data, it loads
the data through the data bus.
5/25/2021
12

Address Bus
• The address bus contains the connections between
the microprocessor and memory or output devices
that carry the signals relating to the addresses which
the CPU is processing at that time, such as the
locations that the CPU is reading from or writing to.
• It is unidirectional.
• The width of the address bus corresponds to the
maximum addressing capacity of the bus, or the
largest address within memory that the bus can work
with.
• Maximum address capacity = 2n (n=address lines).
Address bus may be multiplexed with data bus.
5/25/2021
13

Control Bus
• The control bus carries the signals relating to the
control and coordination of the various activities
across the computer, which can be sent from the
control unit within the CPU.
• Microprocessor uses control bus to process data,
that is what to do with the selected memory
location.
• Various operations are performed by
microprocessor with the help of control bus.
• This is a dedicated bus, because all timing signals are
generated according to control signal
• Some control signals are Read, Write and Opcode
fetch etc.
5/25/2021
14

5/25/2021
15

SYSTEM DESIGN USING 8086
The system design starts with specifications. The
specification of the system includes the
following:
• I/O devices
• Memory requirement
• System clock frequency
• Peripheral devices required
• Application
5/25/2021
16

I/O devices
• The popular input device used in single board
microcomputer system is 8279 – keyboard and
display controller.
The popular output devices are,
• LED display
• LCD
• Printer
• Floppy disk / CD
• CRT terminal
• Intel 8279 is used for LED display. The LCD and
printer are interfaced using ports. Intel 8272 or
82072 floppy disk controller and Intel 8275 CRT
controller are popularly used in 8086 system.
5/25/2021
17

Memory requirement
• The memory of the system is splitted between
EPROM and RAM. The memory capacity of
EPROM and RAM are estimated based on the
applications and work to be performed.
• The popular EPROM used in 8086 based system
are 2708 (1K x 8), 2716 (2K x 8), 2732 (4K x 8),
2764 (8K x 8) and 27256 (32K x 8).
• The popular static RAM used in 8086 based
system are 6208 (1K x 8), 6216 (2K x 8), 6232 (4K
x 8), 6264 (8K x 8) and 62256 (32 K x 8).
5/25/2021
18

System clock frequency
• The 8086 does not have an internal clock circuit.
Hence clock has to be supplied from an external
device.
• The Intel 8284 clock generator is employed to
generate the clock. An external quartz crystal has
to be connected to 8284 to generate the clock
signal.
• The frequency of quartz crystal should be thrice
the internal clock frequency of 8086.
5/25/2021
19

Peripheral devices
• The peripheral devices required for a system depends on its
applications. Some of the peripheral devices that can be
interfaced to 8086 based system are,
• Intel 8253 - Programmable Interval Timer
• Intel 8251 - USART
• Intel 8255 - Programmable Peripheral Interface
• Intel 8279 - Keyboard / Display controller
• Intel 8257 - DMA controller
• ADC, DAC etc.
Application
• The specifications of the microprocessor itself depends on
the applications for the proposed system and the nature of
work. The I/O device, memory, peripheral device are all
depends on the nature of work to be performed by the
system.
5/25/2021
20

MIN-MAX MODE OF OPERATION
• When only 8086 microprocessor is to be used in a
microcomputer system, the 8086 is used in the
minimum mode of operation. In this mode, the
microprocessor issues the control signals required by
memory or I/O devices.
• In a multiprocessor system it operates in the
maximum mode. In this mode, the control signals are
issued by Intel 8288 bus controller.
• The pin MN/ MX (33) decides the operating mode of
8086.
• When MN/ MX = 0, maximum mode of operation.
= 1, minimum mode of operation.
• Pins 24 to 31 have different functions for minimum
mode and maximum mode.
5/25/2021
21

Minimum Mode
• For minimum mode of operation MN/ MX is connected to VCC
(+5 volts).
• Pins 24 to 31 have the following functions:
Transceivers (8286) – 2 numbers
Clock generator (8284)
Memory or I/O devices.
5/25/2021
22

• Latches are used for demultiplexing and these latches are
enabled by using the ALE signal. 3 numbers of latches
(Intel 8282/8283) are used as address latches.
• The signal DEN is used as an output enable signal.
• The signal DT/ R is used as direction control.
• The clock generator (Intel 8284) does the following
functions:
Clock generation
RESET synchronization
READY synchronization
Peripheral clock generation
• HOLD and HLDA signals are used to interface other bus
masters like DMA controller.
• INTA (Interrupt Acknowledge) signal is issued by the
microprocessor on receiving any interrupt signal.
5/25/2021
23

5/25/2021
24

5/25/2021
25

5/25/2021
26

Maximum Mode
• For maximum mode of operation MN/ MX pin is
grounded.
5/25/2021
27

Status signal
S2 S1 S0 FUNCTION
0 0 0 INTEREUPT ACK
0 0 1 I/O READ
0 1 0 I/O WRITE
0 1 1 HLT
1 0 0 OPCODE FETCH
1 0 1 MEMORY READ
1 1 0 MEMORY WRITE
1 1 1 PASSIVE
5/25/2021
28

Maximum Mode – Read Cycle
5/25/2021
29

Maximum Mode – Write Cycle
5/25/2021
30

I/OPROGRAMMING
• I/O programming discuss the ways in which
information can be transferred between input-
output devices or mass storage devices and
the CPU or memory. The three modes of
transfer of device data, commands and status
are,
1.Programmed I/O
2.Interrupt driven I/O
3.DMA Transfer
5/25/2021
31

• Programmed I/O : The program determines
which interfaces need servicing bit testing the
ready bits in their status registers. Programmed
testing of ready bits or signals is known as polling.
• Interrupt driven I/O: An external interrupt is sent
to the CPU from the interface when the interface
has data to input or is ready to accept data and
the I/O operation is performed by an interrupt
routine.
• DMA transfer: The interface requests the use of
the bus by sending a signal through the control
line and makes the necessary transfer without the
help of the CPU.
5/25/2021
32

PROGRAMMED I /O
Read input in programmed I/O mode
Programmed I/O consists of continually examining the status of
an interface and performing an I/O operation with the interface
when its status indicates that it has data to be input or its data-
out buffer register is ready to receive data from the CPU.
5/25/2021
33

Output write in programmed I/O mode
5/25/2021
34

Interrupt driven I /O
• There are several ways of combining with
interrupt I/O, some involving only software,
some only hardware, and some a combination of
the two. They are,
i) Polling
ii) Daisy chaining
iii) Interrupt priority management hardware
5/25/2021
35

Polling
Polling is the most common and simplest method of
I/O control. It requires no special hardware and all I/O
transfers are controlled by the CPU program. Polling is
a synchronous mechanism, by which devices are
serviced in sequential order.
The polling technique has the following limitations:
• It is wasteful of the processors time, as it needlessly
checks the status of all devices all the time.
• It is inherently slow
• When fast devices are connected to a system, polling
may simply not be fast enough to satisfy the minimum
service requirements
5/25/2021
36

Daisy chaining
• It is a simple hardware means of attaining a
priority scheme. It consists of associating a
logic circuit with each interface and passing
the interrupt acknowledge signal through
these circuits as shown in Fig.
• The priority of an interface is determined by
its position on the daisy chain. The closer it is
to the CPU the higher its priority.
• This is significantly faster than a pure software
approach. A daisy chain is used to identify the
device requesting service.
5/25/2021
37

• Because more than one device can assert the shared interrupt
line simultaneously, some method must be employed to
ensure device priority.
• This is done using the interrupt acknowledge signal generated
by the processor in response to an interrupt request.
• Each device is connected to the same interrupt request line,
but the interrupt acknowledge line is passed through each
device, from the highest priority device first, to the lowest
priority device last.
• After preserving the required registers, the microprocessor
generates an interrupt acknowledge signal. This is gated
through each device.
• If device 1 generated the interrupt, it will place its
identification signal on the data bus, which is read by the
processor, and used to generate the address of the interrupt-
service routine.
• If device 1 did not request the servicing, it will pass the
interrupt acknowledge signal on to the next device in the
chain. Device 2 follows the same procedure, and so on.
5/25/2021
38

Daisy chaining
5/25/2021
39

Interrupt priority management
hardware
• A more flexible hardware priority arrangement can be
held by designing a programmable interrupt priority
management circuit and including it in the bus control
logic.
• This is the fastest system. The duty is placed on the
requesting device to request the interrupt, and identify
itself. The identity could be a branching address for the
desired interrupt-handling routine.
• If the device just supplies an identification number, this
can be used in conjunction with a lookup table to
determine the address of the required service routine.
Response time is best when the device requesting
service also supplies a branching address.
5/25/2021
40

Direct Memory Access Block Transfer
• A DMA controller allows devices to transfer data
to or from the system’s memory without the
intervention of the processor.
• During any given bus cycle, one of the system
components connected to the system bus is given
control of the bus.
• Taking control of the bus for a bus cycle is called
cycle stealing.
5/25/2021
41

5/25/2021
42

MULTIPROGRAMMING
• Multiprogramming can execute several jobs concurrently
by switching the attention of the CPU back and forth
among them.
• This switching is usually prompted by a relative slow input,
output storage request that can be handled by a buffer,
spooler or channel freeing the CPU to continue
processing.
• The code for two or more processes is in memory at the
same time and is executed in a time-multiplexed fashion in
multiprogramming.
• Multiprogramming enable the CPU to be utilized more
efficiently. If the operating system can quickly switch the
CPU to another task whenever the being worked in
requires relatively slow input, output or storage
operations, then CPU is not allowed to stand idle.
5/25/2021
43

Advantages of multiprogramming
• It increases CPU utilization.
• It decreases total read time needed to execute a
job.
• It maximizes the total job throughout of a
computer.
Disadvantages of multiprogramming
• It is fairly sophisticated and more complex.
• A multiprogramming operating system must keep
track of all kinds of jobs it is concurrently running.
5/25/2021
44

5/25/2021
45

Process Management
5/25/2021
46

• In a single-processor multiprogramming system, two or
more processors reside in the memory and share the
CPU, but the CPU can execute only one of these
processes at a time.
• In a simple multiprogramming system there are three
states that the processes can be in, with each process
being in exactly one of these states at any given time.
• The life-cycle of a process can be described by a state
diagram which has states representing the execution
status of the process at various times and transitions
that represent changes in execution status.
• The state diagram for a process captures its life-cycle.
The states represent the execution status of the
process; the transitions represent changes of execution
state.
5/25/2021
47

States
• Ready: A process in the ready state has all of
the resources that it needs for further
execution except for a processor. It is normally
held in a ready queue until a processor
becomes available.
• Running: A process in the running state has
all of the resources that it needs for further
execution, including a processor.
• Blocked: A process that needs some resource
other than a processor for further execution is
in a blocked state. It is usually placed in a
queue waiting for the needed resource.
5/25/2021
48

Creation
• The creation transition is caused by a syscall
for loading a program.
• A process control block is created for the
program. It is initialized so that the process
starts with cleared registers and PC set to the
program’s start (main) address. Usually the
operating system sets up three open files:
standard input, standard output, and standard
error.
5/25/2021
49

Dispatch
• A process is dispatched when a processor is free to
execute the process and the operating system has
scheduled the process to run next. Scheduling involves
selecting one of the ready processes to run next. The
choice is often based on which ready process has gone
the longest time since it last had a running execution
status, but the choice may also involve prioritization of
processes.
• Saved information about the process’s register and PC
contents is loaded into the processor. The PC contents
are typically loaded by executing a jump instruction
which, in effect, resumes execution of process code
from where it left off.
5/25/2021
50

Timeout
• A timeout is triggered by an external interrupt from a
timer device.
• Information about the process’s register and PC
contents is saved into the PCB for the process. The
process then goes into the ready state, where it enters
a queue with other ready processes. The operating
system will the schedule one of the ready processes
and dispatch it.
Blocking
• A blocking transition is caused by the process making
an operating system request (syscall) that must be
satisfied before it can continue executing. The most
common type of request is a request for input.
5/25/2021
51

Unblocking
• The unblocking transition is triggered by satisfaction of
the request that lead to blocking. For example, if a
process requested file input from a disk, the
satisfaction will occur several milliseconds later when
the disk sends an external interrupt indicating that it is
ready to transfer the requested block.
Termination
• The termination transition may be triggered by an exit
syscall from the process (normal termination) or by a
processor exception (abnormal termination).
• The operating system frees up any resources used by
the process. If the termination is abnormal an error
message is displayed.
5/25/2021
52

MULTIPROCESSOR CONFIGURATIONS
• A multiprocessor system will have two or more
processors that can execute instructions or perform
operations simultaneously.
Need for Multiprocessor Systems
• Due to limited data width and lack of floating point
arithmetic instructions, 8086 requires many
instructions for computing even single floating point
operation. For this Numeric Data Processor (8087), can
help 8086 processor.
• Some processor like DMA controllers can help 8086
with low level operations, while the CPU can take care
of the high level operations.
5/25/2021
53

Advantages
• It is easy to add more processor for expansion as per
requirement.
• When a failure occurs, it is easier to replace the faulty
processor.
• In a multiprocessor system implementation of modular
processing of task can be achieved.
Basic Multiprocessor Configurations
• Co processor configuration
• Closely coupled configuration
• Loosely coupled configuration
5/25/2021
54

COPROCESSOR CONFIGURATION
5/25/2021
55

CLOSELY COUPLED CONFIGURATION
• Coprocessor and closely coupled
configurations are similar in that both the
8086 and the external processor (8089) share :
• Memory
• I/O system
• Bus and Bus control logic
• Clock generator
5/25/2021
56

5/25/2021
57

5/25/2021
58

LOOSELY COUPLED CONFIGURATION
• In loosely coupled configuration a number of modules of 8086 can
be interfaced through a common system bus to work as a
multiprocessor system. Each module in the loosely coupled
configuration is an independent microprocessor based system with
its own clock source, and its own memory and I/O devices
interfaced through a local bus.
Advantages
• Better system throughput by having more than one processor.
• The system can be expanded in modular form. Each processor is an
independent unit and normally on a separate PC board. One can be
added or removed without affecting the others in the system.
• A failure in one module normally does not affect the breakdown of
the entire system and faulty module can be easily detected and
replaced.
5/25/2021
59

5/25/2021
60

Bus allocation schemes:
• Daisy chaining
• Polling method
• Independent Priority
5/25/2021
61

Daisy Chaining
5/25/2021
62

Polling Method
5/25/2021
63

Independent Priority
5/25/2021
64

INTRODUCTION TOADVANCED
PROCESSORS
5/25/2021
65

Protected mode operation of x86 family
5/25/2021
66

Pentium Processors
• The Pentium family of processors originated from the 80486
microprocessor.
• The first Pentium processors were introduced in 1993.
• It runs at a clock frequency of either 60 or 66 MHz and has 3.1
million transistors.
The features of Pentium architecture are
• Improved instruction execution time
• Bus cycle pipelining
• Address parity .
• Internal parity checking
• Functional redundancy checking
• Execution tracing
• Performance monitoring
• System management mode
• Virtual mode extensions
5/25/2021
67

The important features of Pentium architecture are
• Wider (64-bit) Data Bus
• Superscalar Architecture
• Dynamic Branch Prediction Logic
• Enhanced Floating Point Unit
• Dedicated Instruction and Data Cache
• Write-Back MESI Protocol in Data Cache
5/25/2021
68

Superscalar Architecture of Pentium
5/25/2021
69

The Pentium processor has two primary operating modes
• Protected Mode
• Real-Address Mode
The five stages of Pentium’s basic integer pipeline are,
• Pre-fetch/Fetch : Instructions are fetched from the
instruction cache and aligned in pre-fetch buffers for
decoding.
• Decode1 : Instructions are decoded into the Pentium's
internal instruction format. Branch prediction also takes
place at this stage.
• Decode2 : Same as above, and microcode ROM kicks in
here, if necessary. Also, address computations take place
at this stage.
• Execute : The integer hardware executes the instruction.
• Write-back : The results of the computation are written
back to the register file.
5/25/2021
70

5/25/2021
71

64-bit processors in personal
computers
• In 1990, IBM introduced microprocessor based on POWER
architecture with UNIX operating system.
• PowerPC was second generation POWER architecture. It has RISC
architecture.
• Design features of PowerPC are as follows.
Design features of PowerPC are as follows.
• Broad range implementation
• Simple processor design
• Superscalar architecture
• Multiprocessor features
• 64-bit architecture
• PowerPC can switch from one mode to another at run time.
• Separate set of floating point instructions for
• Separate set of Floating Point Registers for floating-point
instructions
5/25/2021
72

Multi-core processor
5/25/2021
73

Unit 2 mpmc

Recommended

Recommended

More Related Content

What's hot

What's hot (20)

Similar to Unit 2 mpmc

Similar to Unit 2 mpmc (20)

More from tamilnesaner

More from tamilnesaner (15)

Recently uploaded

Recently uploaded (20)

Unit 2 mpmc