SlideShare a Scribd company logo

The Microarchitecure Of FPGA Based Soft Processor

•Download as PPT, PDF•
•
D
Deepak Tomar

this presentation is on the Paper "The Microarchitecure Of FPGA Based Soft Processor" by Peter Yiannacouras, Jonathan Rose and J Gregory Steffan Dept. of Electrical and Computer Engineering University of Toronto

Education
1 of 37
The Microarchitecure of FPGA-Based Soft Processor Peter Yiannacouras, Jonathan Rose and J Gregory Steffan Dept. of Electrical and Computer Engineering University of Toronto Presented By: Deepak Tomar CS08M054,M Tech II Year CS & E Dept
Outline ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Aim ,[object Object],[object Object],[object Object]
The Basics First ,[object Object],[object Object],[object Object],[object Object]
Field Programmable Gate Array (FPGA) ,[object Object],[object Object],[object Object],[object Object]
How FPGAs work ? ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],FLIP-FLOP LUT LOGIC CELL Logic Function as Text File Binary file post compilation of Text File Computer FPGA Cable
Soft Processor/ Hard Processor ,[object Object],[object Object],[object Object],Altera Excalibur Altera Nios Xilinx Virtex II Pro Xilinx Microblaze Developer Hard Processor Developer Soft Processor
Motivation ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Understanding Soft Processor Microarchitecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Overview of the SPREE system SPREE RTL Generator Efficiently Synthesizable RTL RTL CAD Flow RTL Simulator ,[object Object],[object Object],[object Object],[object Object],[object Object],Embedded Benchmarks Applications Architecture Description
Preview of capabilities of SPREE Area (Equivalent LEs) 0 200 400 600 800 1000 1200 1400 1600 1800 12000 10000 8000 6000 4000 2000 0 Average Wall Clock Time ( µs ) Multiply Full Hardware Support Multiply Software Routine Altera NiosIIe Altera NiosIIs Altera NiosIIf
SPREE RTL Generator ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
SPREE RTL Generator Datapath Verification Datapath Instantiation Control Generation Component Library (Efficient RTL) SPREE RTL Generator Datapath Description ISA Description Efficient RTL Description
SPREE RTL Generator ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Datapath Description as Interconnection of Components Shift Instruction Memory Reg File mux mux ALU Data Mem
SPREE RTL Generator ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Sample component description for a simplified ALU ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],opcode Functionality Interface Port value Latency in cycles Bit width GENOPs : ADD,SUB and SLT inA inB ADD SUB SLT result
SPREE RTL Generator ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
MIPS ADDI instruction shown as Data Dependence Graph IFETCH REGREAD SIGN_EXT ADD REGWRITE Rule: No GENOP can execute until all its inputs are ready
SPREE RTL Generator ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
SPREE RTL Generator Datapath Verification Datapath Instantiation Control Generation Component Library (Efficient RTL) SPREE RTL Generator Datapath Description ISA Description Efficient RTL Description
Generating a soft processor ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Experimental Framework ,[object Object],[object Object],[object Object],[object Object],[object Object]
An Altera Stratix FPGA
Experimental Framework (contd.) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Exploring Soft Processor Microarchitecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Avg wall-clock-time vs area of NiosII and generated processor Area (Equivalent LEs) 0 200 400 600 800 1000 1200 1400 1600 1800 12000 10000 8000 6000 4000 2000 0 Average Wall Clock Time ( µs ) Multiply Full Hardware Support Multiply Software Routine Altera NiosIIe Altera NiosIIs Altera NiosIIf
Comparison with NiosII variations 135 1.97 NiosIIf 120 2.36 NiosIIs 9% smaller and 11% faster than NiosIIs 80 1.36 SPREE Generated Processor Comment Clock(MHz) CPI Processor
Avg wall-clock-time vs area of NiosII and generated processor Area (Equivalent LEs) 0 200 400 600 800 1000 1200 1400 1600 1800 12000 10000 8000 6000 4000 2000 0 Average Wall Clock Time ( µs ) Multiply Full Hardware Support Multiply Software Routine Altera NiosIIe Altera NiosIIs Altera NiosIIf
Comparison with NiosII variations 159 6 NiosIIe Within 15% of area and 11% faster than NiosIIe 82 2-3 SPREE Smallest Generated Processor Comment Clock(MHz) CPI Processor
Conclusion ,[object Object],[object Object],[object Object]
References ,[object Object],[object Object],[object Object]
THANK YOU
SPREE RTL Generator Datapath Verification Datapath Instantiation Control Generation Component Library (Efficient RTL) SPREE RTL Generator Datapath Description ISA Description Efficient RTL Description
NiosII variations ,[object Object],[object Object],[object Object]
Generator collects all timing information from each component Analyze datapath and infer pipeline stage of each component In each pipeline, local stall signals extracted and propagated (stall network) to earlier stages Enables generated if component is not stalled Generation of Enable Signals
[object Object],[object Object],[object Object]

Recommended

Xilinx vs Intel (Altera) FPGA performance comparison
Xilinx vs Intel (Altera) FPGA performance comparison Xilinx vs Intel (Altera) FPGA performance comparison
Xilinx vs Intel (Altera) FPGA performance comparison
Roy Messinger
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGA
Deepak Kumar
 
Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)
Deepak Kumar
 
Smart logic
Smart logicSmart logic
Smart logic
P V Krishna Mohan Gupta
 
SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA Technology
Siraj Muhammad
 
Xilinx fpga cores
Xilinx fpga coresXilinx fpga cores
Xilinx fpga cores
sanaz nouri
 
A review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxA review on virtex fpga family from xilinx
A review on virtex fpga family from xilinx
University of Kassel
 
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESFPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIES
revathilakshmi2
 

Recommended

Xilinx vs Intel (Altera) FPGA performance comparison
Xilinx vs Intel (Altera) FPGA performance comparison Xilinx vs Intel (Altera) FPGA performance comparison
Xilinx vs Intel (Altera) FPGA performance comparison
Roy Messinger
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGA
Deepak Kumar
 
Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)
Deepak Kumar
 
Smart logic
Smart logicSmart logic
Smart logic
P V Krishna Mohan Gupta
 
SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA Technology
Siraj Muhammad
 
Xilinx fpga cores
Xilinx fpga coresXilinx fpga cores
Xilinx fpga cores
sanaz nouri
 
A review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxA review on virtex fpga family from xilinx
A review on virtex fpga family from xilinx
University of Kassel
 
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESFPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIES
revathilakshmi2
 
FPGA Configuration
FPGA ConfigurationFPGA Configuration
FPGA Configuration
Amirali Sharifian
 
Microblaze
MicroblazeMicroblaze
Microblaze
Krunal Siddhapathak
 
Fpga optimus main_print
Fpga optimus main_printFpga optimus main_print
Fpga optimus main_print
Sushant Burde
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
Iffat Anjum
 
Fpga Device Selection
Fpga Device SelectionFpga Device Selection
Fpga Device Selection
Vikram Singh
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
TELKOMNIKA JOURNAL
 
Advance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpgaAdvance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpga
demon_2M
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
Ibrahim Hejab
 
FPGA workshop
FPGA workshopFPGA workshop
FPGA workshop
Alex Borisevich
 
Fpga technology
Fpga technologyFpga technology
Fpga technology
Naren Sridhar
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)
A B Shinde
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
anishgoel
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
Muhammad Muzaffar Khan
 
ScilabTEC 2015 - Xilinx
ScilabTEC 2015 - XilinxScilabTEC 2015 - Xilinx
ScilabTEC 2015 - Xilinx
Scilab
 
Fpga intro1
Fpga intro1Fpga intro1
Fpga intro1
Srishti Jain
 
SAI Design and Verification Specs
SAI Design and Verification SpecsSAI Design and Verification Specs
SAI Design and Verification Specs
Mostafa Khamis
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Altera Corporation
 
Hard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderHard IP Core design | Convolution Encoder
Hard IP Core design | Convolution Encoder
Archit Vora
 
generate IP CORES
generate IP CORESgenerate IP CORES
generate IP CORES
guest296013
 
FPGA
FPGAFPGA
FPGA
Abhilash Nair
 
Paper 33-FPGA Triggered Space Vector Modulated Voltage
Paper 33-FPGA Triggered Space Vector Modulated VoltagePaper 33-FPGA Triggered Space Vector Modulated Voltage
Paper 33-FPGA Triggered Space Vector Modulated Voltage
Geeth Prajwal Reddy Putchakayala
 
Design and implementation of qpsk modulator using digital subcarrier
Design and implementation of qpsk modulator using digital subcarrierDesign and implementation of qpsk modulator using digital subcarrier
Design and implementation of qpsk modulator using digital subcarrier
Gongadi Nagaraju
 

More Related Content

What's hot

Fpga optimus main_print
Fpga optimus main_printFpga optimus main_print
Fpga optimus main_print
Sushant Burde
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
Iffat Anjum
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
TELKOMNIKA JOURNAL
 
Advance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpgaAdvance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpga
demon_2M
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
Ibrahim Hejab
 

What's hot (20)

FPGA Configuration
FPGA ConfigurationFPGA Configuration
FPGA Configuration
 
Microblaze
MicroblazeMicroblaze
Microblaze
 
Fpga optimus main_print
Fpga optimus main_printFpga optimus main_print
Fpga optimus main_print
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
 
Fpga Device Selection
Fpga Device SelectionFpga Device Selection
Fpga Device Selection
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
 
Advance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpgaAdvance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpga
 
FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
 
FPGA workshop
FPGA workshopFPGA workshop
FPGA workshop
 
Fpga technology
Fpga technologyFpga technology
Fpga technology
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)
 
Nios2 and ip core
Nios2 and ip coreNios2 and ip core
Nios2 and ip core
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
 
ScilabTEC 2015 - Xilinx
ScilabTEC 2015 - XilinxScilabTEC 2015 - Xilinx
ScilabTEC 2015 - Xilinx
 
Fpga intro1
Fpga intro1Fpga intro1
Fpga intro1
 
SAI Design and Verification Specs
SAI Design and Verification SpecsSAI Design and Verification Specs
SAI Design and Verification Specs
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
 
Hard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderHard IP Core design | Convolution Encoder
Hard IP Core design | Convolution Encoder
 
generate IP CORES
generate IP CORESgenerate IP CORES
generate IP CORES
 
FPGA
FPGAFPGA
FPGA
 

Viewers also liked

Career options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domainCareer options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domain
Mukesh Chauhan
 

Viewers also liked (9)

Paper 33-FPGA Triggered Space Vector Modulated Voltage
Paper 33-FPGA Triggered Space Vector Modulated VoltagePaper 33-FPGA Triggered Space Vector Modulated Voltage
Paper 33-FPGA Triggered Space Vector Modulated Voltage
 
Design and implementation of qpsk modulator using digital subcarrier
Design and implementation of qpsk modulator using digital subcarrierDesign and implementation of qpsk modulator using digital subcarrier
Design and implementation of qpsk modulator using digital subcarrier
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate array
 
Career options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domainCareer options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domain
 
FPGAs : An Overview
FPGAs : An OverviewFPGAs : An Overview
FPGAs : An Overview
 
FPGA Introduction
FPGA IntroductionFPGA Introduction
FPGA Introduction
 
What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
 
FPGA
FPGAFPGA
FPGA
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 

Similar to The Microarchitecure Of FPGA Based Soft Processor

“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
Edge AI and Vision Alliance
 
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMAn Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
journalBEEI
 
En3702 server specifications
En3702 server specificationsEn3702 server specifications
En3702 server specifications
Heo Gòm
 
Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors
Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors
Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors
Michelle Holley
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
Odinot Stanislas
 

Similar to The Microarchitecure Of FPGA Based Soft Processor (20)

NIOS II Processor.ppt
NIOS II Processor.pptNIOS II Processor.ppt
NIOS II Processor.ppt
 
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
“Fast-track Design Cycles Using Lattice’s FPGAs,” a Presentation from Lattice...
 
Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Day Taipei - Accelerate Ceph via SPDK Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Day Taipei - Accelerate Ceph via SPDK
 
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMAn Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
 
Hardware and Software Co-optimization to Make Sure Oracle Fusion Middleware R...
Hardware and Software Co-optimization to Make Sure Oracle Fusion Middleware R...Hardware and Software Co-optimization to Make Sure Oracle Fusion Middleware R...
Hardware and Software Co-optimization to Make Sure Oracle Fusion Middleware R...
 
Synopsys User Group Presentation
Synopsys User Group PresentationSynopsys User Group Presentation
Synopsys User Group Presentation
 
Introduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSPIntroduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSP
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applications
 
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral IntegrationA 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
 
En3702 server specifications
En3702 server specificationsEn3702 server specifications
En3702 server specifications
 
Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors
Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors
Building efficient 5G NR base stations with Intel® Xeon® Scalable Processors
 
Cockatrice: A Hardware Design Environment with Elixir
Cockatrice: A Hardware Design Environment with ElixirCockatrice: A Hardware Design Environment with Elixir
Cockatrice: A Hardware Design Environment with Elixir
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
 
DPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet ProcessingDPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet Processing
 
chameleon chip
chameleon chipchameleon chip
chameleon chip
 
Crypto Performance on ARM Cortex-M Processors
Crypto Performance on ARM Cortex-M ProcessorsCrypto Performance on ARM Cortex-M Processors
Crypto Performance on ARM Cortex-M Processors
 
M|18 Intel and MariaDB: Strategic Collaboration to Enhance MariaDB Functional...
M|18 Intel and MariaDB: Strategic Collaboration to Enhance MariaDB Functional...M|18 Intel and MariaDB: Strategic Collaboration to Enhance MariaDB Functional...
M|18 Intel and MariaDB: Strategic Collaboration to Enhance MariaDB Functional...
 
H344250
H344250H344250
H344250
 
Lecture1 - Computer Architecture
Lecture1 - Computer ArchitectureLecture1 - Computer Architecture
Lecture1 - Computer Architecture
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 

Recently uploaded

Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
ciinovamais
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
PECB
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
heathfieldcps1
 

Recently uploaded (20)

Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
PROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docxPROCESS RECORDING FORMAT.docx
PROCESS RECORDING FORMAT.docx
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdf
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-IIFood Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
Food Chain and Food Web (Ecosystem) EVS, B. Pharmacy 1st Year, Sem-II
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdf
 
Unit-IV; Professional Sales Representative (PSR).pptx
Unit-IV; Professional Sales Representative (PSR).pptxUnit-IV; Professional Sales Representative (PSR).pptx
Unit-IV; Professional Sales Representative (PSR).pptx
 
Role Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptxRole Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptx
 
Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024Mehran University Newsletter Vol-X, Issue-I, 2024
Mehran University Newsletter Vol-X, Issue-I, 2024
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 

The Microarchitecure Of FPGA Based Soft Processor

  • 1. The Microarchitecure of FPGA-Based Soft Processor Peter Yiannacouras, Jonathan Rose and J Gregory Steffan Dept. of Electrical and Computer Engineering University of Toronto Presented By: Deepak Tomar CS08M054,M Tech II Year CS & E Dept
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9.
  • 10.
  • 11. Preview of capabilities of SPREE Area (Equivalent LEs) 0 200 400 600 800 1000 1200 1400 1600 1800 12000 10000 8000 6000 4000 2000 0 Average Wall Clock Time ( µs ) Multiply Full Hardware Support Multiply Software Routine Altera NiosIIe Altera NiosIIs Altera NiosIIf
  • 12.
  • 13. SPREE RTL Generator Datapath Verification Datapath Instantiation Control Generation Component Library (Efficient RTL) SPREE RTL Generator Datapath Description ISA Description Efficient RTL Description
  • 14.
  • 15. Datapath Description as Interconnection of Components Shift Instruction Memory Reg File mux mux ALU Data Mem
  • 16.
  • 17.
  • 18.
  • 19. MIPS ADDI instruction shown as Data Dependence Graph IFETCH REGREAD SIGN_EXT ADD REGWRITE Rule: No GENOP can execute until all its inputs are ready
  • 20.
  • 21. SPREE RTL Generator Datapath Verification Datapath Instantiation Control Generation Component Library (Efficient RTL) SPREE RTL Generator Datapath Description ISA Description Efficient RTL Description
  • 22.
  • 23.
  • 24. An Altera Stratix FPGA
  • 25.
  • 26.
  • 27. Avg wall-clock-time vs area of NiosII and generated processor Area (Equivalent LEs) 0 200 400 600 800 1000 1200 1400 1600 1800 12000 10000 8000 6000 4000 2000 0 Average Wall Clock Time ( µs ) Multiply Full Hardware Support Multiply Software Routine Altera NiosIIe Altera NiosIIs Altera NiosIIf
  • 28. Comparison with NiosII variations 135 1.97 NiosIIf 120 2.36 NiosIIs 9% smaller and 11% faster than NiosIIs 80 1.36 SPREE Generated Processor Comment Clock(MHz) CPI Processor
  • 29. Avg wall-clock-time vs area of NiosII and generated processor Area (Equivalent LEs) 0 200 400 600 800 1000 1200 1400 1600 1800 12000 10000 8000 6000 4000 2000 0 Average Wall Clock Time ( µs ) Multiply Full Hardware Support Multiply Software Routine Altera NiosIIe Altera NiosIIs Altera NiosIIf
  • 30. Comparison with NiosII variations 159 6 NiosIIe Within 15% of area and 11% faster than NiosIIe 82 2-3 SPREE Smallest Generated Processor Comment Clock(MHz) CPI Processor
  • 31.
  • 32.
  • 34. SPREE RTL Generator Datapath Verification Datapath Instantiation Control Generation Component Library (Efficient RTL) SPREE RTL Generator Datapath Description ISA Description Efficient RTL Description
  • 35.
  • 36. Generator collects all timing information from each component Analyze datapath and infer pipeline stage of each component In each pipeline, local stall signals extracted and propagated (stall network) to earlier stages Enables generated if component is not stalled Generation of Enable Signals
  • 37.