SlideShare a Scribd company logo
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
DOI : 10.5121/vlsic.2013.4307 69
DESIGN AND IMPLEMENTATION OF CAR
PARKING SYSTEM ON FPGA
Ramneet Kaur1
and Balwinder Singh2
1,2
Academic and Consultancy Services-Division, Centre for Development of Advanced
Computing(C-DAC), Mohali, India
romy.grewal17@gmail.com, balwinder.cdacmohali@gmail.com
ABSTRACT
As, the number of vehicles are increased day by day in rapid manner. It causes the problem of traffic
congestion, pollution (noise and air). To overcome this problem A FPGA based parking system has been
proposed. In this paper, parking system is implemented using Finite State Machine modelling. The system
has two main modules i.e. identification module and slot checking module. Identification module
identifies the visitor. Slot checking module checks the slot status. These modules are modelled in HDL
and implemented on FPGA. A prototype of parking system is designed with various interfaces like sensor
interfacing, stepper motor and LCD.
KEYWORDS
Finite State Machine; Parking System; Virtex- 5;
1. INTRODUCTION
Vehicle traffic congestion is a worldwide problem. In recent years, efforts have been made to
introduce a method to reduce parking problems such as congestion, accidents and hazards.
Figure 1: Congestion Trends in Urban Area [11]
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
70
As shown in figure 1 congestion has clearly grown year by year. It creates a number of
problems. Congestion used to mean it took longer to get to/ from work in the "rush hour"[11].
Parking systems can also take advantage of innovative technologies in order to improve the ease
and convenience of paying for parking. Now a day, Smart cards minimize transaction time by
allowing a user to simply wave their card in front of a reader. Mobile devices can also be used
in payment transactions. Public utilities need a parking system that can function efficiently and
be integrated with the other urban city utilities. For allotment of parking slots there is no proper
way thus parking management system fails in coordination and centralizing the information for
an effective system. To avoid these problems, a design of an intelligent parking system is
proposed, which will be implemented on FPGA to check its functionality.
Recently, a reconfigurable FPGA is efficient method to implement a design, because FPGA
provides a compromise between general-purpose processors and ASIC. The FPGA based design
is also more flexible, programmable and can be re-programmed. FPGA based design can easily
be modified by modifying design’s software part.
2. RELATED WORK
Gongjun Yan et.al, (2011) describes a novel, secure, and intelligent parking system (Smart
Parking) based on secured wireless network and sensor communication [2]. High parking space
utilization and fast free spot finding time are the result of proposed research. Soh Chun Khang
et.al, (2010) presents a parking system in which driver comes to know about the space
availability in the parking lot with the help of SMS service. Driver can resend SMS in order to
request new space if the previous one is filled. Driver can find nearest space for parking using
wireless mobile based car parking system. Results, shows that the system efficiently allocates
the slots and utilizes the full parking space [4]. Ankit Gupta et.al, (2010) describes an efficient
car parking algorithm for ackerman steering configuration. This algorithm uses geometric
calculations for path planning. Result shows a fast, efficient and safer parking system [5]. Hua-
chun tan et.al, (2009) proposed an efficient car searching technique for larger parking lot. In this
paper, cameras are installed in roads nearby parking lot and information regarding car like
colour and license plate recognition is captured and saved in the database [6]. S. V. Srikanth
et.al, (2009) proposed a parking system which eliminates problems regarding finding vacant slot
for parking. Author uses wireless technology to enhance parking efficiency [7]. Gongjun Yan
et.al, (2008) proposed NOTICE based parking system. In this parking system, drivers can check
and reserve the slot for parking. For security purposes encryption/decryption techniques are
used. Simulation results are highly efficient [8]. Insop Song et.al, (2006) proposed FPGA based
parking system using fuzzy logic controller (FLC). Reduction in computation time is its
advantage. In this research work a robot car is made and tested in real environment using VHDL
code. Design is simulated and tested on FPGA [10].
3. PROPOSED PARKING SYSTEM
The basic operation of the parking system is explained as: When a vehicle enters in the parking
lot, LCD displays, if the space is available in parking lot or not. If the space is available then
stepper motor rotates and door opens for vehicle entrance. RF module is used to transmit and
receive slot availability information. According to RF Module’s output, LED’s glow.
According to information driver can park the vehicle. Block diagram for the parking system is
shown in figure 2. Host computer acts as control unit. Once host computer program the FPGA,
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
71
Identification and slot checking modules activate.
Figure 2: Block diagram of the parking system
3.1 Hardware implementation
LCD is of 16 pin configuration. Vss is ground pin. Vcc is power supply pin. Vee is used to control
the contrast. RS is register select pin. Command and data is select according to RS pin status. E
is enable signal. DB0-DB7 are data lines. 15 and 16 pins are used to adjust backlight. Control
and data lines of LCD assigned to FPGA are shown in figure 3.
RS R/W E
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
LCD
V7
W6
AA5
Y8
AB7
AB5
AC4
AB6
AC5
AC7
AD7
FPGA
Figure 3(a): LCD interfacing with FPGA (Pin assignment)
Stepper motor interfaced with FPGA by using ULN 2003. Any I/O port of Development Board
can be used for interfacing. Here, D I/O port of Development Board is used for interfacing with
stepper motor. Pin assignment of FPGA, ULN 2003, and stepper motor is shown in figure 3(b).
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
72
Figure 3(b): stepper motor interfacing with FPGA (Pin assignment)
RF Module: In this module IR trans-receiver pair is used to detect vehicle presence. IR sensors
transmit slot’s status to HT12E encoder. Encoder consists of 18 pin configuration. Parallel data
convert into serial by encoder. Data is collected at data out pin of encoder. From data out pin
data serially transmit towards RF transmitter. Data serially received at RF receiver. HT12 D
decoder receiver’s data from RF receiver, then converter back serial to parallel form. HT12D
decoder’s data pins are interfaced with Virtex 5 C I/O port signal pins.
AL11
AJ10
AK9
AF9
FPGA Virtex 5
D(0) D(1)
D(2)
D(3) HT12 D
Decoder
Figure 3(c): HT12D Decoder interfacing with FPGA (Pin assignment)
Platform: consisting of IR sensors, HT12E encoder, RF module, HT12D decoder and LEDs of
FPGA are used to display results.
Software Module: Xilinx version 12.4 is used for VHDL coding.
Interfacing: In proposed system LCD, Stepper motor and RF models interfacing is done with
FPGA.
3.2 Finite state machine for the operation of the system
In order to implement parking system a state diagram is constructed. As we know that the
proposed system performs space availability, motor rotation for door opening, identification and
slot availability information. The system includes:
Identification
Slot Selection
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
73
4. FPGA IMPLEMENTATION
4.1 Designing of parking system with State Machine Diagram
ASMD chart is Algorithm State Machine Diagram. This shows the working of parking system in
the form of a flow chart. For the proposed model, oval shaped boxes are used to describe the
output that depends upon past state as well as present input. The ASMD chart shown in figure 4
gives working of the car parking system. At the entrance of parking area, LCD displays the
status of parking system. If space is available then LCD displays space available else LCD
displays no space exit. According to space status motor rotates in clockwise direction. After that
identification unit identifies the person. For new member temporary card is allotted. After
identification, slot status is checked. Status can be filled, empty or reserved. RF sensors are used
in this process.
Figure 4: ASMD chart for parking system
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
74
4.2 Results
After space checking door will open with the help of stepper motor. Here in simulation clk pulse
and reset is applied as an input. Cnt and clkd are signals. When reset goes high-to-low, stepper
motor rotates. Simulation wave forms of stepper motor are shown in figure 4(a)
Figure 4(a): Simulation of stepper motor rotation
Figure 4(b) :RTL view of stepper motor and LCD interfacing
Figure above shows the RTL view of stepper motor and LCD interfacing.
clk is system clock signal. rst is control signal. D(7:0) are data lines. Z(3:0) is output signal of
stepper motor. E is enable signal of LCD. rs is register select signal. rw is read/write control
signal.
When door opened, identification process starts. w, w1, w2, z, clk and reset are inputs. Out_1 is
output. Current_state and next_state describes visitor is identified or a new member has come.
Pr_st and nx_st shows person which is identified. Following simulation shows identification
process:
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
75
Figure 4(c): Simulation of identification module
After that slot checking procedure starts. Here w1, w2, w3, w, clk, reset are input signals.
Led_slotallot and slotallot are output signals. When reset signal goes high-to-low, system
comes out from idle state. According to input signals in following simulation slot 15 is
available. Following simulation shows slot allotment feature.
Figure 4(d): Simulation of slot allotment feature
Now identification and slot allotment modules are integrated. clk, w3, car_enter, reset, w4, fnd ,
a, w2 are input signals. Identified,new_member,fnd1,z, led,led_filled,led_reserv,cout are
output signals. According to input signal, slot status is checked.
Figure 4(e): Simulation results of complete parking system
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
76
Figure 5: RTL view of parking system
Figure above shows the 32 slot involving RTL view parking system. W2, W3, W4 are input
signals. Reset is control signal. Clk is system clock signal. Led, led_filled, led_reserv are output
signals, which shows slot status. Identified and new_member are also output signals, which
shows result of identification module.
5. CONCLUSION
The present FPGA based parking system is implemented using FSMs with the help of Xilinx
ISE Design Suite 12.4. The design is verified on Virtex 5 FPGA kit. State machines increase
productivity, reduces cost, and accelerates time to market. FPGA based parking system, gives
fast response. The designed system can be used for many applications and can easily enhance
the number of slot selections. Parking becomes easy by the use of Designed system.
REFERENCES
[1] Du Shaobo; Sun Shibao;,(2012) "The research and design of intellectual parking system based on
RFID," Fuzzy Systems and Knowledge Discovery (FSKD), 2012 9th International Conference on,
pp.2427-2430.
[2] Gongjun Yan; Weiming Yang; Rawat, D.B.; Olariu, S.,(2011) "SmartParking: A Secure and
Intelligent Parking System," Intelligent Transportation Systems Magazine, IEEE , vol.3, no.1, pp.18-
30.
[3] Liu Liang; Zhang Lei; Xiao Jin; ,(2011) "The simulation of an auto-parking system," Industrial
Electronics and Applications (ICIEA), 2011 6th IEEE Conference on , pp.249-253.
[4] Soh Chun Khang; Teoh Jie Hong; Tan Saw Chin; Shengqiong Wang;(2010) , "Wireless Mobile-
Based Shopping Mall Car Parking System (WMCPS)," Services Computing Conference (APSCC),
2010 IEEE Asia-Pacific , pp.573-577.
[5] Gupta, A.; Divekar, R.; Agrawal, M.; ,(2010) "Autonomous parallel parking system for Ackerman
steering four wheelers," Computational Intelligence and Computing Research (ICCIC), 2010
IEEE International Conference on , pp.1-6.
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013
77
[6] Hua-Chun Tan; Jie Zhang; Xin-Chen Ye; Hui-Ze Li; Pei Zhu; Qing-Hua Zhao;(2009) , "Intelligent
car-searching system for large park," Machine Learning and Cybernetics, 2009 International
Conference on , vol.6, no., pp.3134-3138.
[7] Srikanth, S.V.; Pramod, P.J.; Dileep, K.P.; Tapas, S.; Patil, M.U.; Sarat, C.B.N.;(2009) , "Design and
Implementation of a Prototype Smart PARKing (SPARK) System Using Wireless Sensor Networks,"
Advanced Information Networking and Applications Workshops, 2009. WAINA '09. International
Conference on , pp.401-406.
[8] Gongjun Yan; Olariu, S.; Weigle, M.C.; Abuelela, M.; ,(2008) "SmartParking: A Secure and
Intelligent Parking System Using NOTICE," Intelligent Transportation Systems, 2008. ITSC 2008.
11th International IEEE Conference on , pp.569-574.
[9] Tsung-hua Hsu; Jing-Fu Liu; Pen-Ning Yu; Wang-Shuan Lee; Jia-Sing Hsu; ,(2008) "Development of
an automatic parking system for vehicle," Vehicle Power and Propulsion Conference, 2008. VPPC
'08. IEEE , pp.1-6.
[10] Insop Song; Gowan, K.; Nery, J.; Han, H.; Sheng, T.; Li, H.; Karray, F.; ,(2006) "Intelligent Parking
System Design Using FPGA," Field Programmable Logic and Applications, 2006. FPL '06.
International Conference on , pp.1-6.
[11] http://www.ops.fhwa.dot.gov/congestion_report/chapter3.htm#footer14
AUTHORS BIOGRAPHY
Balwinder Singh has obtained his Bachelor of Technology degree from National Institute
of Technology, Jalandhar and Master of Technology degree from University Centre
for Inst. & Microelectronics (UCIM), Punjab University, and Chandigarh in 2002 and
2004 respectively. He is currently serving as Senior Engineer in Centre for Development
of Advanced Computing (CDAC), Mohali and is a part of the teaching faculty and also
pursuing Phd from GNDU Amritsar.
He has 8+ years of teaching experience to both undergraduate and postgraduate students. Singh has
published three books and many papers in the International & National Journal and
Conferences. His current interest includes Genetic algorithms, Low Power techniques, VLSI
Design & Testing, and System on Chip.
Ramneet kaur has received the B.Tech. (Electronics and Communication
Engineering) degree from the CTIEMT, Jalandhar affiliated to Punjab Technical
University, Jalandhar in 2011, and presently she is doing M.Tech (VLSI design) degree
from Centre for of Advanced Computing (CDAC), Mohali and working on her thesis
work. Her area of interest is FPGA Implementation and VLSI Design.

More Related Content

What's hot

ADVANCE CAR PARKING SYSTEM
ADVANCE CAR PARKING SYSTEMADVANCE CAR PARKING SYSTEM
ADVANCE CAR PARKING SYSTEM
Prashant Gautam
 
Smart parking system using IOT
Smart parking system using IOTSmart parking system using IOT
Smart parking system using IOT
Udit Deo
 
Online car parking reservation system 9160262550 dinesh
Online car parking reservation system   9160262550 dineshOnline car parking reservation system   9160262550 dinesh
Online car parking reservation system 9160262550 dinesh
Dinesh Nalluri
 
INTELLIGENT PARKING LOT SYSTEM
INTELLIGENT PARKING LOT SYSTEMINTELLIGENT PARKING LOT SYSTEM
INTELLIGENT PARKING LOT SYSTEM
Neethu Philips
 
Smart Parking
Smart ParkingSmart Parking
Smart Parking
Aditya Basu
 
Smart parking system
Smart parking systemSmart parking system
Smart parking system
slmnsvn
 
IOT Based Smart Parking and Damage Detection Using RFID
IOT Based Smart Parking and Damage Detection Using RFIDIOT Based Smart Parking and Damage Detection Using RFID
IOT Based Smart Parking and Damage Detection Using RFID
MaheshMoses
 
Smart Parking System Based on embedded System and Sensor Network
Smart Parking System Based on embedded System and Sensor Network Smart Parking System Based on embedded System and Sensor Network
Smart Parking System Based on embedded System and Sensor Network
Sovan Rout
 
Arduino Based Parking Lot System
Arduino Based Parking Lot SystemArduino Based Parking Lot System
Arduino Based Parking Lot System
United International University
 
Smart Parking Concept - An Internet of Things Solution
Smart Parking Concept - An Internet of Things SolutionSmart Parking Concept - An Internet of Things Solution
Smart Parking Concept - An Internet of Things Solution
rapidBizApps
 
Intelligent parking assist system
Intelligent parking assist systemIntelligent parking assist system
Intelligent parking assist system
SARATH PRAKASH
 
CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT )
CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT ) CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT )
CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT )
Mauryasuraj98
 
State fair project
State fair projectState fair project
State fair project
akash veerappan
 
iPARK: Intelligent Parking System based on IoT & AI
iPARK: Intelligent Parking System based on IoT & AIiPARK: Intelligent Parking System based on IoT & AI
iPARK: Intelligent Parking System based on IoT & AI
Mithileysh Sathiyanarayanan
 
Smart parking system
Smart parking systemSmart parking system
Smart parking system
EditorIJAERD
 
smart parking system
smart parking system smart parking system
smart parking system Che Tna
 
THE SMART PARKING MANAGEMENT SYSTEM
THE SMART PARKING MANAGEMENT SYSTEMTHE SMART PARKING MANAGEMENT SYSTEM
THE SMART PARKING MANAGEMENT SYSTEM
ijcsit
 
Embedded based car parking system
Embedded based car parking systemEmbedded based car parking system
Embedded based car parking system
punitkumar Kulli
 
Smart parking
Smart parkingSmart parking
Smart parking
Manisha Mishra
 
Smart parking
Smart parkingSmart parking
Smart parking
Mohammed Allibdi
 

What's hot (20)

ADVANCE CAR PARKING SYSTEM
ADVANCE CAR PARKING SYSTEMADVANCE CAR PARKING SYSTEM
ADVANCE CAR PARKING SYSTEM
 
Smart parking system using IOT
Smart parking system using IOTSmart parking system using IOT
Smart parking system using IOT
 
Online car parking reservation system 9160262550 dinesh
Online car parking reservation system   9160262550 dineshOnline car parking reservation system   9160262550 dinesh
Online car parking reservation system 9160262550 dinesh
 
INTELLIGENT PARKING LOT SYSTEM
INTELLIGENT PARKING LOT SYSTEMINTELLIGENT PARKING LOT SYSTEM
INTELLIGENT PARKING LOT SYSTEM
 
Smart Parking
Smart ParkingSmart Parking
Smart Parking
 
Smart parking system
Smart parking systemSmart parking system
Smart parking system
 
IOT Based Smart Parking and Damage Detection Using RFID
IOT Based Smart Parking and Damage Detection Using RFIDIOT Based Smart Parking and Damage Detection Using RFID
IOT Based Smart Parking and Damage Detection Using RFID
 
Smart Parking System Based on embedded System and Sensor Network
Smart Parking System Based on embedded System and Sensor Network Smart Parking System Based on embedded System and Sensor Network
Smart Parking System Based on embedded System and Sensor Network
 
Arduino Based Parking Lot System
Arduino Based Parking Lot SystemArduino Based Parking Lot System
Arduino Based Parking Lot System
 
Smart Parking Concept - An Internet of Things Solution
Smart Parking Concept - An Internet of Things SolutionSmart Parking Concept - An Internet of Things Solution
Smart Parking Concept - An Internet of Things Solution
 
Intelligent parking assist system
Intelligent parking assist systemIntelligent parking assist system
Intelligent parking assist system
 
CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT )
CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT ) CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT )
CAR PARKING SYSTEM USING VISUAL STUDIO C++ (OPERATING SYSTEM MINI PROJECT )
 
State fair project
State fair projectState fair project
State fair project
 
iPARK: Intelligent Parking System based on IoT & AI
iPARK: Intelligent Parking System based on IoT & AIiPARK: Intelligent Parking System based on IoT & AI
iPARK: Intelligent Parking System based on IoT & AI
 
Smart parking system
Smart parking systemSmart parking system
Smart parking system
 
smart parking system
smart parking system smart parking system
smart parking system
 
THE SMART PARKING MANAGEMENT SYSTEM
THE SMART PARKING MANAGEMENT SYSTEMTHE SMART PARKING MANAGEMENT SYSTEM
THE SMART PARKING MANAGEMENT SYSTEM
 
Embedded based car parking system
Embedded based car parking systemEmbedded based car parking system
Embedded based car parking system
 
Smart parking
Smart parkingSmart parking
Smart parking
 
Smart parking
Smart parkingSmart parking
Smart parking
 

Viewers also liked

An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...
VLSICS Design
 
Dynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd applicationDynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd application
VLSICS Design
 
The Road to Traffic Attraction
The Road to Traffic AttractionThe Road to Traffic Attraction
The Road to Traffic Attraction
DLinkers - Digital Marketing & Consultancy
 
EVALUATION OF OPTICALLY ILLUMINATED MOSFET CHARACTERISTICS BY TCAD SIMULATION
EVALUATION OF OPTICALLY ILLUMINATED MOSFET  CHARACTERISTICS BY TCAD SIMULATIONEVALUATION OF OPTICALLY ILLUMINATED MOSFET  CHARACTERISTICS BY TCAD SIMULATION
EVALUATION OF OPTICALLY ILLUMINATED MOSFET CHARACTERISTICS BY TCAD SIMULATION
VLSICS Design
 
Tracking cancer patients medical history using wireless emerging technology ...
Tracking cancer patients medical history using wireless emerging technology  ...Tracking cancer patients medical history using wireless emerging technology  ...
Tracking cancer patients medical history using wireless emerging technology ...
VLSICS Design
 
An efficient multi resolution filter bank based on da based multiplication
An efficient multi resolution filter bank based on da based multiplicationAn efficient multi resolution filter bank based on da based multiplication
An efficient multi resolution filter bank based on da based multiplication
VLSICS Design
 
Design of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay elementDesign of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay element
VLSICS Design
 
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODELANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
VLSICS Design
 
DESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLER
DESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLERDESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLER
DESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLER
VLSICS Design
 
Words of Wisdom From SEO
Words of Wisdom From SEOWords of Wisdom From SEO
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
VLSICS Design
 
ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...
ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...
ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...
VLSICS Design
 
Elements to Consider When Checking Onsite and Offsite Factors
Elements to Consider When Checking Onsite and Offsite FactorsElements to Consider When Checking Onsite and Offsite Factors
Elements to Consider When Checking Onsite and Offsite Factors
DLinkers - Digital Marketing & Consultancy
 
Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...
Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...
Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...
VLSICS Design
 
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUITA NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
VLSICS Design
 
A DAPTIVE S UPPLY V OLTAGE M ANAGEMENT F OR L OW P OWER L OGIC C IRCU...
A DAPTIVE  S UPPLY  V OLTAGE  M ANAGEMENT  F OR  L OW  P OWER  L OGIC  C IRCU...A DAPTIVE  S UPPLY  V OLTAGE  M ANAGEMENT  F OR  L OW  P OWER  L OGIC  C IRCU...
A DAPTIVE S UPPLY V OLTAGE M ANAGEMENT F OR L OW P OWER L OGIC C IRCU...
VLSICS Design
 
Cool 404 error pages
Cool 404 error pagesCool 404 error pages

Viewers also liked (17)

An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...
 
Dynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd applicationDynamic floating output stage for low power buffer amplifier for lcd application
Dynamic floating output stage for low power buffer amplifier for lcd application
 
The Road to Traffic Attraction
The Road to Traffic AttractionThe Road to Traffic Attraction
The Road to Traffic Attraction
 
EVALUATION OF OPTICALLY ILLUMINATED MOSFET CHARACTERISTICS BY TCAD SIMULATION
EVALUATION OF OPTICALLY ILLUMINATED MOSFET  CHARACTERISTICS BY TCAD SIMULATIONEVALUATION OF OPTICALLY ILLUMINATED MOSFET  CHARACTERISTICS BY TCAD SIMULATION
EVALUATION OF OPTICALLY ILLUMINATED MOSFET CHARACTERISTICS BY TCAD SIMULATION
 
Tracking cancer patients medical history using wireless emerging technology ...
Tracking cancer patients medical history using wireless emerging technology  ...Tracking cancer patients medical history using wireless emerging technology  ...
Tracking cancer patients medical history using wireless emerging technology ...
 
An efficient multi resolution filter bank based on da based multiplication
An efficient multi resolution filter bank based on da based multiplicationAn efficient multi resolution filter bank based on da based multiplication
An efficient multi resolution filter bank based on da based multiplication
 
Design of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay elementDesign of a novel current balanced voltage controlled delay element
Design of a novel current balanced voltage controlled delay element
 
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODELANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
 
DESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLER
DESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLERDESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLER
DESIGN AND PERFORMANCE ANALYSIS OF ZBT SRAM CONTROLLER
 
Words of Wisdom From SEO
Words of Wisdom From SEOWords of Wisdom From SEO
Words of Wisdom From SEO
 
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...
 
ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...
ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...
ANALYSIS OF SMALL-SIGNAL PARAMETERS OF 2-D MODFET WITH POLARIZATION EFFECTS F...
 
Elements to Consider When Checking Onsite and Offsite Factors
Elements to Consider When Checking Onsite and Offsite FactorsElements to Consider When Checking Onsite and Offsite Factors
Elements to Consider When Checking Onsite and Offsite Factors
 
Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...
Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...
Energy Efficient Full Adder Cell Design with Using Carbon Nanotube Field Effe...
 
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUITA NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
 
A DAPTIVE S UPPLY V OLTAGE M ANAGEMENT F OR L OW P OWER L OGIC C IRCU...
A DAPTIVE  S UPPLY  V OLTAGE  M ANAGEMENT  F OR  L OW  P OWER  L OGIC  C IRCU...A DAPTIVE  S UPPLY  V OLTAGE  M ANAGEMENT  F OR  L OW  P OWER  L OGIC  C IRCU...
A DAPTIVE S UPPLY V OLTAGE M ANAGEMENT F OR L OW P OWER L OGIC C IRCU...
 
Cool 404 error pages
Cool 404 error pagesCool 404 error pages
Cool 404 error pages
 

Similar to Vlsics040307DESIGN AND IMPLEMENTATION OF CAR PARKING SYSTEM ON FPGA

Implementation of Secured Car Parking Management System Using Verilog HDL
Implementation of Secured Car Parking Management System Using Verilog HDLImplementation of Secured Car Parking Management System Using Verilog HDL
Implementation of Secured Car Parking Management System Using Verilog HDL
IJERA Editor
 
Review Report on SOC on Various Platforms for Vehicles
Review Report on SOC on Various Platforms for VehiclesReview Report on SOC on Various Platforms for Vehicles
Review Report on SOC on Various Platforms for Vehicles
IRJET Journal
 
vehicle traking based on GSM/GPS using 8051
vehicle traking based on GSM/GPS using 8051vehicle traking based on GSM/GPS using 8051
vehicle traking based on GSM/GPS using 8051
Sagar Parmar
 
Re-SPark: Reservation based Smart Parking system using FRDM KL-25Z
Re-SPark: Reservation based Smart Parking system using FRDM KL-25ZRe-SPark: Reservation based Smart Parking system using FRDM KL-25Z
Re-SPark: Reservation based Smart Parking system using FRDM KL-25Z
IRJET Journal
 
IRJET- Structural Arduinomated Parking Allocation System
IRJET- Structural Arduinomated Parking Allocation SystemIRJET- Structural Arduinomated Parking Allocation System
IRJET- Structural Arduinomated Parking Allocation System
IRJET Journal
 
smartcar-parkingsystem-180508104143 (1).pdf
smartcar-parkingsystem-180508104143 (1).pdfsmartcar-parkingsystem-180508104143 (1).pdf
smartcar-parkingsystem-180508104143 (1).pdf
kannaradhas
 
A Smart Image Processing-Based System For Parking Space Vacancy Management
A Smart Image Processing-Based System For Parking Space Vacancy ManagementA Smart Image Processing-Based System For Parking Space Vacancy Management
A Smart Image Processing-Based System For Parking Space Vacancy Management
Mary Calkins
 
AN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLER
AN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLERAN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLER
AN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLER
IRJET Journal
 
A design of FPGA based intelligent data handling interfacing card.
A design of FPGA based intelligent data handling interfacing card.A design of FPGA based intelligent data handling interfacing card.
A design of FPGA based intelligent data handling interfacing card.
IJERA Editor
 
Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002
MOHAMMED FURQHAN
 
Ie3415061510
Ie3415061510Ie3415061510
Ie3415061510
IJERA Editor
 
Consider the above diagram. FIGURE, of the car park The object of thi.pdf
Consider the above diagram. FIGURE, of the car park The object of thi.pdfConsider the above diagram. FIGURE, of the car park The object of thi.pdf
Consider the above diagram. FIGURE, of the car park The object of thi.pdf
excellentmobilesabc
 
Basic signal processing system design on fpga using lms based adaptive filter
Basic signal processing system design on fpga using lms based adaptive filterBasic signal processing system design on fpga using lms based adaptive filter
Basic signal processing system design on fpga using lms based adaptive filter
eSAT Journals
 
Automatic gate control
Automatic gate controlAutomatic gate control
Automatic gate control
Dipankar Haloi
 
IRJET- FPGA based Controller Design for Mobile Robots
IRJET- FPGA based Controller Design for Mobile RobotsIRJET- FPGA based Controller Design for Mobile Robots
IRJET- FPGA based Controller Design for Mobile Robots
IRJET Journal
 
Fu3310321039
Fu3310321039Fu3310321039
Fu3310321039
IJERA Editor
 
IRJET- Smart Bus Transportation System
IRJET- Smart Bus Transportation SystemIRJET- Smart Bus Transportation System
IRJET- Smart Bus Transportation System
IRJET Journal
 
IRJET - A Design Thinking based Smart Parking System for Vehicle Parking ...
IRJET -  	  A Design Thinking based Smart Parking System for Vehicle Parking ...IRJET -  	  A Design Thinking based Smart Parking System for Vehicle Parking ...
IRJET - A Design Thinking based Smart Parking System for Vehicle Parking ...
IRJET Journal
 
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
VLSICS Design
 
IRJET- Smart Parking Assistance By Nameplate Recognition Using OCR
IRJET-  	  Smart Parking Assistance By Nameplate Recognition Using OCRIRJET-  	  Smart Parking Assistance By Nameplate Recognition Using OCR
IRJET- Smart Parking Assistance By Nameplate Recognition Using OCR
IRJET Journal
 

Similar to Vlsics040307DESIGN AND IMPLEMENTATION OF CAR PARKING SYSTEM ON FPGA (20)

Implementation of Secured Car Parking Management System Using Verilog HDL
Implementation of Secured Car Parking Management System Using Verilog HDLImplementation of Secured Car Parking Management System Using Verilog HDL
Implementation of Secured Car Parking Management System Using Verilog HDL
 
Review Report on SOC on Various Platforms for Vehicles
Review Report on SOC on Various Platforms for VehiclesReview Report on SOC on Various Platforms for Vehicles
Review Report on SOC on Various Platforms for Vehicles
 
vehicle traking based on GSM/GPS using 8051
vehicle traking based on GSM/GPS using 8051vehicle traking based on GSM/GPS using 8051
vehicle traking based on GSM/GPS using 8051
 
Re-SPark: Reservation based Smart Parking system using FRDM KL-25Z
Re-SPark: Reservation based Smart Parking system using FRDM KL-25ZRe-SPark: Reservation based Smart Parking system using FRDM KL-25Z
Re-SPark: Reservation based Smart Parking system using FRDM KL-25Z
 
IRJET- Structural Arduinomated Parking Allocation System
IRJET- Structural Arduinomated Parking Allocation SystemIRJET- Structural Arduinomated Parking Allocation System
IRJET- Structural Arduinomated Parking Allocation System
 
smartcar-parkingsystem-180508104143 (1).pdf
smartcar-parkingsystem-180508104143 (1).pdfsmartcar-parkingsystem-180508104143 (1).pdf
smartcar-parkingsystem-180508104143 (1).pdf
 
A Smart Image Processing-Based System For Parking Space Vacancy Management
A Smart Image Processing-Based System For Parking Space Vacancy ManagementA Smart Image Processing-Based System For Parking Space Vacancy Management
A Smart Image Processing-Based System For Parking Space Vacancy Management
 
AN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLER
AN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLERAN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLER
AN AUTOMATED CAR PARKING SYSTEM BY USING PROGAMMABLE LOGIC CONTROLLER
 
A design of FPGA based intelligent data handling interfacing card.
A design of FPGA based intelligent data handling interfacing card.A design of FPGA based intelligent data handling interfacing card.
A design of FPGA based intelligent data handling interfacing card.
 
Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002Final presentation [dissertation project], 20192 esv0002
Final presentation [dissertation project], 20192 esv0002
 
Ie3415061510
Ie3415061510Ie3415061510
Ie3415061510
 
Consider the above diagram. FIGURE, of the car park The object of thi.pdf
Consider the above diagram. FIGURE, of the car park The object of thi.pdfConsider the above diagram. FIGURE, of the car park The object of thi.pdf
Consider the above diagram. FIGURE, of the car park The object of thi.pdf
 
Basic signal processing system design on fpga using lms based adaptive filter
Basic signal processing system design on fpga using lms based adaptive filterBasic signal processing system design on fpga using lms based adaptive filter
Basic signal processing system design on fpga using lms based adaptive filter
 
Automatic gate control
Automatic gate controlAutomatic gate control
Automatic gate control
 
IRJET- FPGA based Controller Design for Mobile Robots
IRJET- FPGA based Controller Design for Mobile RobotsIRJET- FPGA based Controller Design for Mobile Robots
IRJET- FPGA based Controller Design for Mobile Robots
 
Fu3310321039
Fu3310321039Fu3310321039
Fu3310321039
 
IRJET- Smart Bus Transportation System
IRJET- Smart Bus Transportation SystemIRJET- Smart Bus Transportation System
IRJET- Smart Bus Transportation System
 
IRJET - A Design Thinking based Smart Parking System for Vehicle Parking ...
IRJET -  	  A Design Thinking based Smart Parking System for Vehicle Parking ...IRJET -  	  A Design Thinking based Smart Parking System for Vehicle Parking ...
IRJET - A Design Thinking based Smart Parking System for Vehicle Parking ...
 
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
EVALUATION OF ATM FUNCTIONING USING VHDL AND FPGA
 
IRJET- Smart Parking Assistance By Nameplate Recognition Using OCR
IRJET-  	  Smart Parking Assistance By Nameplate Recognition Using OCRIRJET-  	  Smart Parking Assistance By Nameplate Recognition Using OCR
IRJET- Smart Parking Assistance By Nameplate Recognition Using OCR
 

Recently uploaded

Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
BookNet Canada
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
Free Complete Python - A step towards Data Science
Free Complete Python - A step towards Data ScienceFree Complete Python - A step towards Data Science
Free Complete Python - A step towards Data Science
RinaMondal9
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
DianaGray10
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
UiPathCommunity
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
Kari Kakkonen
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfSAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
Peter Spielvogel
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Paige Cruz
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
Jemma Hussein Allen
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
Sri Ambati
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Albert Hoitingh
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
James Anderson
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
Dorra BARTAGUIZ
 
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptxSecstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
nkrafacyberclub
 

Recently uploaded (20)

Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
Free Complete Python - A step towards Data Science
Free Complete Python - A step towards Data ScienceFree Complete Python - A step towards Data Science
Free Complete Python - A step towards Data Science
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfSAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
 
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdfObservability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
GenAISummit 2024 May 28 Sri Ambati Keynote: AGI Belongs to The Community in O...
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
 
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptxSecstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
 

Vlsics040307DESIGN AND IMPLEMENTATION OF CAR PARKING SYSTEM ON FPGA

  • 1. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 DOI : 10.5121/vlsic.2013.4307 69 DESIGN AND IMPLEMENTATION OF CAR PARKING SYSTEM ON FPGA Ramneet Kaur1 and Balwinder Singh2 1,2 Academic and Consultancy Services-Division, Centre for Development of Advanced Computing(C-DAC), Mohali, India romy.grewal17@gmail.com, balwinder.cdacmohali@gmail.com ABSTRACT As, the number of vehicles are increased day by day in rapid manner. It causes the problem of traffic congestion, pollution (noise and air). To overcome this problem A FPGA based parking system has been proposed. In this paper, parking system is implemented using Finite State Machine modelling. The system has two main modules i.e. identification module and slot checking module. Identification module identifies the visitor. Slot checking module checks the slot status. These modules are modelled in HDL and implemented on FPGA. A prototype of parking system is designed with various interfaces like sensor interfacing, stepper motor and LCD. KEYWORDS Finite State Machine; Parking System; Virtex- 5; 1. INTRODUCTION Vehicle traffic congestion is a worldwide problem. In recent years, efforts have been made to introduce a method to reduce parking problems such as congestion, accidents and hazards. Figure 1: Congestion Trends in Urban Area [11]
  • 2. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 70 As shown in figure 1 congestion has clearly grown year by year. It creates a number of problems. Congestion used to mean it took longer to get to/ from work in the "rush hour"[11]. Parking systems can also take advantage of innovative technologies in order to improve the ease and convenience of paying for parking. Now a day, Smart cards minimize transaction time by allowing a user to simply wave their card in front of a reader. Mobile devices can also be used in payment transactions. Public utilities need a parking system that can function efficiently and be integrated with the other urban city utilities. For allotment of parking slots there is no proper way thus parking management system fails in coordination and centralizing the information for an effective system. To avoid these problems, a design of an intelligent parking system is proposed, which will be implemented on FPGA to check its functionality. Recently, a reconfigurable FPGA is efficient method to implement a design, because FPGA provides a compromise between general-purpose processors and ASIC. The FPGA based design is also more flexible, programmable and can be re-programmed. FPGA based design can easily be modified by modifying design’s software part. 2. RELATED WORK Gongjun Yan et.al, (2011) describes a novel, secure, and intelligent parking system (Smart Parking) based on secured wireless network and sensor communication [2]. High parking space utilization and fast free spot finding time are the result of proposed research. Soh Chun Khang et.al, (2010) presents a parking system in which driver comes to know about the space availability in the parking lot with the help of SMS service. Driver can resend SMS in order to request new space if the previous one is filled. Driver can find nearest space for parking using wireless mobile based car parking system. Results, shows that the system efficiently allocates the slots and utilizes the full parking space [4]. Ankit Gupta et.al, (2010) describes an efficient car parking algorithm for ackerman steering configuration. This algorithm uses geometric calculations for path planning. Result shows a fast, efficient and safer parking system [5]. Hua- chun tan et.al, (2009) proposed an efficient car searching technique for larger parking lot. In this paper, cameras are installed in roads nearby parking lot and information regarding car like colour and license plate recognition is captured and saved in the database [6]. S. V. Srikanth et.al, (2009) proposed a parking system which eliminates problems regarding finding vacant slot for parking. Author uses wireless technology to enhance parking efficiency [7]. Gongjun Yan et.al, (2008) proposed NOTICE based parking system. In this parking system, drivers can check and reserve the slot for parking. For security purposes encryption/decryption techniques are used. Simulation results are highly efficient [8]. Insop Song et.al, (2006) proposed FPGA based parking system using fuzzy logic controller (FLC). Reduction in computation time is its advantage. In this research work a robot car is made and tested in real environment using VHDL code. Design is simulated and tested on FPGA [10]. 3. PROPOSED PARKING SYSTEM The basic operation of the parking system is explained as: When a vehicle enters in the parking lot, LCD displays, if the space is available in parking lot or not. If the space is available then stepper motor rotates and door opens for vehicle entrance. RF module is used to transmit and receive slot availability information. According to RF Module’s output, LED’s glow. According to information driver can park the vehicle. Block diagram for the parking system is shown in figure 2. Host computer acts as control unit. Once host computer program the FPGA,
  • 3. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 71 Identification and slot checking modules activate. Figure 2: Block diagram of the parking system 3.1 Hardware implementation LCD is of 16 pin configuration. Vss is ground pin. Vcc is power supply pin. Vee is used to control the contrast. RS is register select pin. Command and data is select according to RS pin status. E is enable signal. DB0-DB7 are data lines. 15 and 16 pins are used to adjust backlight. Control and data lines of LCD assigned to FPGA are shown in figure 3. RS R/W E DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 LCD V7 W6 AA5 Y8 AB7 AB5 AC4 AB6 AC5 AC7 AD7 FPGA Figure 3(a): LCD interfacing with FPGA (Pin assignment) Stepper motor interfaced with FPGA by using ULN 2003. Any I/O port of Development Board can be used for interfacing. Here, D I/O port of Development Board is used for interfacing with stepper motor. Pin assignment of FPGA, ULN 2003, and stepper motor is shown in figure 3(b).
  • 4. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 72 Figure 3(b): stepper motor interfacing with FPGA (Pin assignment) RF Module: In this module IR trans-receiver pair is used to detect vehicle presence. IR sensors transmit slot’s status to HT12E encoder. Encoder consists of 18 pin configuration. Parallel data convert into serial by encoder. Data is collected at data out pin of encoder. From data out pin data serially transmit towards RF transmitter. Data serially received at RF receiver. HT12 D decoder receiver’s data from RF receiver, then converter back serial to parallel form. HT12D decoder’s data pins are interfaced with Virtex 5 C I/O port signal pins. AL11 AJ10 AK9 AF9 FPGA Virtex 5 D(0) D(1) D(2) D(3) HT12 D Decoder Figure 3(c): HT12D Decoder interfacing with FPGA (Pin assignment) Platform: consisting of IR sensors, HT12E encoder, RF module, HT12D decoder and LEDs of FPGA are used to display results. Software Module: Xilinx version 12.4 is used for VHDL coding. Interfacing: In proposed system LCD, Stepper motor and RF models interfacing is done with FPGA. 3.2 Finite state machine for the operation of the system In order to implement parking system a state diagram is constructed. As we know that the proposed system performs space availability, motor rotation for door opening, identification and slot availability information. The system includes: Identification Slot Selection
  • 5. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 73 4. FPGA IMPLEMENTATION 4.1 Designing of parking system with State Machine Diagram ASMD chart is Algorithm State Machine Diagram. This shows the working of parking system in the form of a flow chart. For the proposed model, oval shaped boxes are used to describe the output that depends upon past state as well as present input. The ASMD chart shown in figure 4 gives working of the car parking system. At the entrance of parking area, LCD displays the status of parking system. If space is available then LCD displays space available else LCD displays no space exit. According to space status motor rotates in clockwise direction. After that identification unit identifies the person. For new member temporary card is allotted. After identification, slot status is checked. Status can be filled, empty or reserved. RF sensors are used in this process. Figure 4: ASMD chart for parking system
  • 6. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 74 4.2 Results After space checking door will open with the help of stepper motor. Here in simulation clk pulse and reset is applied as an input. Cnt and clkd are signals. When reset goes high-to-low, stepper motor rotates. Simulation wave forms of stepper motor are shown in figure 4(a) Figure 4(a): Simulation of stepper motor rotation Figure 4(b) :RTL view of stepper motor and LCD interfacing Figure above shows the RTL view of stepper motor and LCD interfacing. clk is system clock signal. rst is control signal. D(7:0) are data lines. Z(3:0) is output signal of stepper motor. E is enable signal of LCD. rs is register select signal. rw is read/write control signal. When door opened, identification process starts. w, w1, w2, z, clk and reset are inputs. Out_1 is output. Current_state and next_state describes visitor is identified or a new member has come. Pr_st and nx_st shows person which is identified. Following simulation shows identification process:
  • 7. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 75 Figure 4(c): Simulation of identification module After that slot checking procedure starts. Here w1, w2, w3, w, clk, reset are input signals. Led_slotallot and slotallot are output signals. When reset signal goes high-to-low, system comes out from idle state. According to input signals in following simulation slot 15 is available. Following simulation shows slot allotment feature. Figure 4(d): Simulation of slot allotment feature Now identification and slot allotment modules are integrated. clk, w3, car_enter, reset, w4, fnd , a, w2 are input signals. Identified,new_member,fnd1,z, led,led_filled,led_reserv,cout are output signals. According to input signal, slot status is checked. Figure 4(e): Simulation results of complete parking system
  • 8. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 76 Figure 5: RTL view of parking system Figure above shows the 32 slot involving RTL view parking system. W2, W3, W4 are input signals. Reset is control signal. Clk is system clock signal. Led, led_filled, led_reserv are output signals, which shows slot status. Identified and new_member are also output signals, which shows result of identification module. 5. CONCLUSION The present FPGA based parking system is implemented using FSMs with the help of Xilinx ISE Design Suite 12.4. The design is verified on Virtex 5 FPGA kit. State machines increase productivity, reduces cost, and accelerates time to market. FPGA based parking system, gives fast response. The designed system can be used for many applications and can easily enhance the number of slot selections. Parking becomes easy by the use of Designed system. REFERENCES [1] Du Shaobo; Sun Shibao;,(2012) "The research and design of intellectual parking system based on RFID," Fuzzy Systems and Knowledge Discovery (FSKD), 2012 9th International Conference on, pp.2427-2430. [2] Gongjun Yan; Weiming Yang; Rawat, D.B.; Olariu, S.,(2011) "SmartParking: A Secure and Intelligent Parking System," Intelligent Transportation Systems Magazine, IEEE , vol.3, no.1, pp.18- 30. [3] Liu Liang; Zhang Lei; Xiao Jin; ,(2011) "The simulation of an auto-parking system," Industrial Electronics and Applications (ICIEA), 2011 6th IEEE Conference on , pp.249-253. [4] Soh Chun Khang; Teoh Jie Hong; Tan Saw Chin; Shengqiong Wang;(2010) , "Wireless Mobile- Based Shopping Mall Car Parking System (WMCPS)," Services Computing Conference (APSCC), 2010 IEEE Asia-Pacific , pp.573-577. [5] Gupta, A.; Divekar, R.; Agrawal, M.; ,(2010) "Autonomous parallel parking system for Ackerman steering four wheelers," Computational Intelligence and Computing Research (ICCIC), 2010 IEEE International Conference on , pp.1-6.
  • 9. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 77 [6] Hua-Chun Tan; Jie Zhang; Xin-Chen Ye; Hui-Ze Li; Pei Zhu; Qing-Hua Zhao;(2009) , "Intelligent car-searching system for large park," Machine Learning and Cybernetics, 2009 International Conference on , vol.6, no., pp.3134-3138. [7] Srikanth, S.V.; Pramod, P.J.; Dileep, K.P.; Tapas, S.; Patil, M.U.; Sarat, C.B.N.;(2009) , "Design and Implementation of a Prototype Smart PARKing (SPARK) System Using Wireless Sensor Networks," Advanced Information Networking and Applications Workshops, 2009. WAINA '09. International Conference on , pp.401-406. [8] Gongjun Yan; Olariu, S.; Weigle, M.C.; Abuelela, M.; ,(2008) "SmartParking: A Secure and Intelligent Parking System Using NOTICE," Intelligent Transportation Systems, 2008. ITSC 2008. 11th International IEEE Conference on , pp.569-574. [9] Tsung-hua Hsu; Jing-Fu Liu; Pen-Ning Yu; Wang-Shuan Lee; Jia-Sing Hsu; ,(2008) "Development of an automatic parking system for vehicle," Vehicle Power and Propulsion Conference, 2008. VPPC '08. IEEE , pp.1-6. [10] Insop Song; Gowan, K.; Nery, J.; Han, H.; Sheng, T.; Li, H.; Karray, F.; ,(2006) "Intelligent Parking System Design Using FPGA," Field Programmable Logic and Applications, 2006. FPL '06. International Conference on , pp.1-6. [11] http://www.ops.fhwa.dot.gov/congestion_report/chapter3.htm#footer14 AUTHORS BIOGRAPHY Balwinder Singh has obtained his Bachelor of Technology degree from National Institute of Technology, Jalandhar and Master of Technology degree from University Centre for Inst. & Microelectronics (UCIM), Punjab University, and Chandigarh in 2002 and 2004 respectively. He is currently serving as Senior Engineer in Centre for Development of Advanced Computing (CDAC), Mohali and is a part of the teaching faculty and also pursuing Phd from GNDU Amritsar. He has 8+ years of teaching experience to both undergraduate and postgraduate students. Singh has published three books and many papers in the International & National Journal and Conferences. His current interest includes Genetic algorithms, Low Power techniques, VLSI Design & Testing, and System on Chip. Ramneet kaur has received the B.Tech. (Electronics and Communication Engineering) degree from the CTIEMT, Jalandhar affiliated to Punjab Technical University, Jalandhar in 2011, and presently she is doing M.Tech (VLSI design) degree from Centre for of Advanced Computing (CDAC), Mohali and working on her thesis work. Her area of interest is FPGA Implementation and VLSI Design.