SlideShare a Scribd company logo
UNIT 1
Semiconductor Diode
1
Semiconductor
– Silicon  50 X 103 Ω–
cm
– germanium  50 Ω-cm
 A semiconductor is a material which has electrical
conductivity to a degree between that of a metal and that of
an insulator.
 Conductivity of
 Semiconductors are the foundation of modern
electronics including
• transistors,
• solar cells,
• light -emitting diodes (LEDs),
• quantum dots,
• digital and analog integrated circuits
Silicon Vs Germanium
Silicon
(14)
Germanium
(32)
Electrical conductivity
• The highest occupied energy
band is called the valence band.
• Most electrons remain bound to
the atoms in this band.
• The conduction band is the band
of orbitals that are high in
energy and are generally empty.
• It is the band that accepts the
electrons from the valence band
• The “leap” required for electrons
from the Valence Band to enter
the Conduction Band.
Energy band Diagram
Types of semiconductors
Intrinsic Semiconductor
A crystal of pure and regular lattice structure is called intrinsic
semiconductor.
 A pure form of Semiconductor
 The concentration of electrons (ni) in the conduction band = concentration of
holes (pi) in the valance band. (ni =pi)
 Conductivity is poor
 Eg. Pure Silicon, Pure Germanium
 each silicon atom has four valence
electrons
 two valence electrons from two
silicon atoms form the covalent
bond
 Be intact at sufficiently low
temperature
 Be broken at room temperature
Creation of Electron and hole in a semiconductor
CurrentConductioninsemiconductor
Free Electrons and Holes
Free electrons are
produced by thermal
ionization, which can
move freely in the
lattice structure.
Holes are empty
position in broken
covalent bond, which
can be filled by free
electron, positive
charge
Extrinsic Semiconductor
 A Impure form of Semiconductor
 To increase the conductivity of intrinsic semiconductor, a
small amount of impurity (Pentavalent or Trivalent) is
added.
 This process of adding impurity is known as Doping.
 1 or 2 atoms of impurity for 106 intrinsic atoms.
 Electron concentration ≠ Hole concentration
 One type of carrier will predominate in an extrinsic
Classification of Extrinsic Semiconductor
• N Type
Semiconductor
• P Type
Semiconductor
N Type Semiconductor
 A small amount of pentavalent impurities is added
 It is denoting one extra electron for conduction, so it is called donor impurity
(Donors)
 •+ve chargedIons
 Electron concentration > Hole Concentration
 Most commonly used dopants are
• Arsenic,
• Antimony and
• Phosphorus
P Type Semiconductor
 A small amount of trivalent impurities is added
 It accepts free electrons in the place of hole, so it is called Acceptor
impurity (Acceptors)
 - ve chargedIons
 Hole concentration > Electron Concentration
 Most commonly used dopants are
– Aluminum,
– Boron, and
– Gallium
Mass Action Law
• Under thermal equilibrium the product of the free
electron concentration and the free hole
concentration is equal to a constant equal to the
square of intrinsic carrier concentration.
np =
ni
2
Electrical Neutrality in Semiconductor
Positive Charge
Density
Negative Charge
Density
n  Electron Concentration
N  Concentration of Acceptor
ions
A
Total – ve charged density
p  Hole Concentration
N  Concentration of donor
ions D
Total + ve charged density
=
p + N =
n + 14
Charge Density in a Semiconductor
A
P Type Material N Type Material
NA > ND {ND ≈ 0} ND >
NA
{NA ≈ 0}
pp +
ND
= np + NA
pn + ND = nn + NA
N
NA
= pp – np { pp >> np}
= pp
ND
=
ND
=
Mass action Law:
nn – pn { nn >>
pn}
nn
nn pn =ni
2
2
Conductivity of Semiconductor
J  J p  Jn
J p  qpp E
Jn  qn(n E)
J  qpp E  qnn E
J  q( pp  nn )E
J   .E

 
1
The resistivity of a
semiconductor is
  qp p  qnn
The conductivity of a
semiconductor is
16
Conductivity of Semiconductor
1
 

The Resistivity of a
semiconductor is
  qp p  qnn
The Conductivity of a
semiconductor is
q = 1.6*10-19
coulomb
Problems
Fermi level in an Intrinsic Semiconductor
Fermi level in an Extrinsic Semiconductor
Problems
Current Flow in Semiconductors
There are two mechanisms by which holes and free electrons
move through a silicon crystal.
• Drift
• The carrier motion is generated by the electrical field across a piece of
silicon. This motion will produce drift current.
• Diffusion
• The carrier motion is generated by the different concentration of
carrier in a piece of silicon. The diffused motion, usually carriers diffuse
from high concentration to low concentration, will give rise to diffusion
current.
Drift Current Density
J p Drift  qpp E
Jn Drift  qnnE
A/cm2
A/cm2
The flow of electric current due to the motion of the charge carriers under
The influence of an external electric field is called Drift Current
JDrift  J p Drift  Jn Drift
JDrift  qpp E  qnn E
JDrift  q( pp  nn )E
JDrift  .E 39
Diffusion Current Density
 In a semiconductor material, the charge carriers have the tendency to
move from the region of the higher concentration to that of lower
concentration of the same type of charge carriers.
 This movement results in a current called Diffusion Current
Diffusion Current Density
Concentration
Gradients
Diffusion Coefficients
Total Current
Total Current in P type
semiconductor
Jp = Jp Drift + Jp Diffusion
Total Current in N type
semiconductor
Jn = Jn Drift + Jn Diffusion
PN Junction Diode
32
anode cathode
PN JUNCTION WITH NO APPLIED VOLTAGE OR OPEN
CIRCUIT CONDITION
 In a piece of sc, if one half is doped by p type impurity and the other half is doped by n type
impurity, a PN junction is formed.
 The plane dividing the two halves or zones is called PN junction.
 n type material has high concentration of free electrons, while p type material has high
concentration of holes.
 Therefore at the junction there is a tendency of free electrons to diffuse over to the P side and
the holes to the N side. This process is called diffusion.
 As the free electrons move across the junction from N type to P type, the donor
atoms become positively charged. Hence a positive charge is built on the N-side
of the junction.
 The free electrons that cross the junction uncover the negative acceptor ions by
filing the holes. Therefore a negative charge is developed on the p –side of the
junction.
 This net negative charge on the p side prevents further diffusion of electrons into
the p side. Similarly the net positive charge on the N side repels the hole crossing
from p side to N side.
 Thus a barrier is set up near the junction which prevents the further movement of
charge carriers i.e. electrons and holes.
 As a consequence of induced electric field across the depletion layer, an
electrostatic potential difference is established between P and N regions, which
are called the potential barrier, junction barrier, diffusion potential or contact
potential, Vo.
 The magnitude of the contact potential Vo varies with doping levels and
temperature.
 Vo is 0.3V for Ge and 0.72 V for Si.
FORWARD BIASED JUNCTION
DIODE
Negative voltage is applied to the N-type material and
Positive voltage is applied to the P-type material.
 If this external voltage becomes greater than the value of the potential
barrier, approx. 0.7 volts for silicon and 0.3 volts for germanium, the potential
barriers opposition will be overcome and current will start to flow.
depletion layer becoming very thin and narrow
PN JUNCTION UNDER REVERSE BIAS
CONDITION
Positive voltage is applied to the N-type material and
 Negative voltage is applied to the P-type material.
The positive voltage applied to the N-type material attracts electrons towards
the positive electrode and away from the junction, while the holes in the P-
type end are also attracted away from the junction towards the negative
electrode.
depletion layer grows wider
Diode VI Characteristics
Calculation of Depletion Width
Calculation of Depletion Width
P N
P N
Built in Voltage
Characteristics of Ideal Diode
• Diode always conducts in one direction.
• Diodes always conduct current when “Forward Biased” ( Zero resistance)
• Diodes do not conduct when Reverse Biased
(Infinite resistance)
Energy band structure of Open Circuited PN
junction
 Consider that a PN junction has P-type and
N-type materials in close physical contact at
the junction on an atomic scale.
 Hence, the energy band diagrams of these
two regions undergo relative shift to
equalize the Fermi level.
 The Fermi level E should be constant
throughout the specimen at equilibrium.
 The distribution of electrons or holes in
allowed energy states is dependent on the
position of the Fermi level.
 If this is not so, electrons on one side of the junction would have an average energy higher than
those on the other side, and this causes transfer of electrons and energy until the Fermi levels on
the two sides get equalized.
 However, such a shift does not disturb the relative position of the conduction band, valence band
and Fermi level in any region.
Energy Band Diagram for PN junction (Open Circuited)
• The Fermi level Ef is closer to the
conduction band edge Ecn in the N-type
material while it is closer to the valence
band edge E in the P-type material.
• The conduction band edge Ecp in the P-
type material is higher than the
conduction band edge Ecn in the N-type
material.
• Similarly, the valence band edge Evp in
the P-type material is higher than the
valence band edge Evn in the N-type
material.
• E1, and E2, indicate the shifts in the Fermi
level from the intrinsic conditions in the P
and N materials respectively.
• The total shift in the energy level Eo, is
given by
Contact difference of Potential
𝐸𝐹 − 𝐸𝑣𝑝 =
1
2
𝐸𝐺 − 𝐸1
𝐸𝑐𝑛 − 𝐸𝐹 =
1
2
𝐸𝐺 − 𝐸2
Combining the above equation,
𝐸0 = 𝐸1 + 𝐸2 = 𝐸𝐺 − 𝐸𝑐𝑛 − 𝐸𝐹 − 𝐸𝐹 − 𝐸𝑣𝑝
We know that, 𝑛𝑝 = 𝑁𝐶𝑁𝑉𝑒−
𝐸𝐺
𝑘𝑇
𝑛𝑝 = 𝑛𝑖
2
(Mass action law)
𝐸𝐺 = 𝑘𝑇 ln
𝑁𝐶𝑁𝑉
𝑛𝑖
2
We Know that for N type material, 𝐸𝐹 = 𝐸𝑐 −
𝑘𝑇 ln
𝑁𝐶
𝑁𝐷
𝐸𝑐𝑛- 𝐸𝐹 = 𝑘𝑇 ln
𝑁𝐶
𝑛𝑛
= 𝑘𝑇 ln
𝑁𝐶
𝑁𝐷
Similarly, for P type material, 𝐸𝐹 = 𝐸𝑉 + 𝑘𝑇 ln
𝑁 𝑉
𝑁𝐴
𝐸𝐹 − 𝐸𝑣𝑝 = 𝑘𝑇 ln
𝑁𝑉
𝑃𝑝
= 𝑘𝑇 ln
𝑁𝑉
𝑁𝐴
The contact between a PN junction creates a potential difference
Substituting the equation , we get
𝐸0 = 𝑘𝑇 ln
𝑁𝐶𝑁𝑉
𝑛𝑖
2 − ln
𝑁𝐶
𝑁𝐷
− ln
𝑁𝑉
𝑁𝐴
= 𝑘𝑇 ln
𝑁𝐶𝑁𝑉
𝑛𝑖
2 𝑥
𝑁𝐷
𝑁𝐶
𝑥
𝑁𝐴
𝑁𝑉
= 𝑘𝑇 ln
𝑁𝐷𝑁𝐴
𝑛𝑖
2
As 𝐸0 = q𝑉
𝑜
𝑽𝒐 =
𝒌𝑻
𝒒
𝒍𝒏
𝑵𝑫𝑵𝑨
𝒏𝒊
𝟐
𝐸0 depends upon the equilibrium concentrations and not on the charge
density in the transition region.
Also 𝐸0 may be obtained by substituting the equations of 𝑛𝑛 = 𝑁𝐷, 𝑃𝑝 =
𝑛𝑖
2
𝑁𝐷
,
𝑛𝑛𝑃𝑝= 𝑛𝑖
2
, 𝑃𝑝 = 𝑁𝐴, 𝑛𝑝 =
𝑛𝑖
2
𝑁𝐴
then
𝐸0 = 𝑘𝑇 ln
𝑃𝑝𝑜
𝑃𝑛𝑜
= 𝑘𝑇 ln
𝑛𝑛𝑜
𝑛𝑝𝑜
Where subscript “o” represents the thermal equilibrium condition
Diode Current Equation
 we have neglected carrier generation and recombination in the space-charge
region.
Such an assumption is valid for a germanium diode, but not for a silicon
device.
 If we consider the carrier generation and recombination in the space- charge
region, the general equation of the diode current is approximately given by
Where, For silicon η = 2 and for Germanium η=1.
VT=kT/q=T/11600, volt-equivalent of temperature, i.e., thermal voltage
K=Boltzmann’s constant ( 1.38 x10-3 J/K)
q=charge of the electron (1.602 x 10-19 C)
T=temperature of the diode junction (k) =(degree C +273)
At room temperature, (T=300k), VT =26mv
Problems
P1
Problems
P2
Problems
P3
DC or Static Resistance
• The resistance of the diode at the operating point can be found simply by finding the
corresponding levels of VD and ID
AC or Dynamic Resistance
 Change in voltage and current that can be used to determine the ac or
dynamic resistance
Problems
P4
61
Temperature Effects on Diode
• Temperature can have a marked effect on the characteristics of a silicon
semiconductor diode
• reverse saturation current Io will just doubles in magnitude for every 10°C increase in
temperature.
Problem
P5
DIODE EQUIVALENT CIRCUITS
• An equivalent circuit is a combination of elements properly chosen to best
represent the actual terminal characteristics of a device, system, or such in a
particular operating region.
Piecewise-Linear Equivalent Circuit
• One technique for obtaining an equivalent circuit for a diode is to approximate the
characteristics of the device by straight-line segments, as shown in Fig. 1.31.
• The resulting equivalent circuit is naturally called the piecewise-linear equivalent
circuit.
• It should be obvious from Fig. that the straight-line segments do not result in an
exact duplication of the actual characteristics, especially in the knee region.
• However, the resulting segments are sufficiently close to the actual curve to
establish an equivalent circuit that will provide an excellent first approximation to
the actual behavior of the device.
Simplified Equivalent Circuit
• For most applications, the resistance rav is sufficiently small to be ignored in comparison to the
other elements of the network.
• The removal of rav from the equivalent circuit is the same as implying that the characteristics of the
diode appear as shown in Fig.
Ideal Equivalent Circuit
• Now that rav has been removed from the equivalent circuit let us take it a step further and
establish that a 0.7-V level can often be ignored in comparison to the applied voltage level.
• In this case the equivalent circuit will be reduced to that of an ideal diode as shown in Fig.
with its characteristics.
Problem
DC Load Line Analysis
In graphical analysis of nonlinear electronic circuits, a DC load line is a line
drawn on the characteristic curve, a graph of the current vs. the voltage in a
nonlinear device like a diode.
It represents the constraint put on the voltage and current in the nonlinear
device by the external circuit.
The load line, usually a straight line, represents the response of the linear part
of the circuit, connected to the nonlinear device in question.
The points where the characteristic curve and the load line intersect are the
possible operating point(s) (Q points) of the circuit; at these points the current
and voltage parameters of both parts of the circuit match.
Assume that the diode is forward biased, current will flow in the circuit as
shown and we can proceed.
 If ID is equal to zero, there is no drop across
R and VD=VS.
 This will define the horizontal axis intercept.
 If VD is equal to zero, the entire source
voltage will be dropped across R and
ID=VS/R.
 This will define the vertical axis intercept.
 The resulting load line will be a straight line
with a slope of –1/R.
 The diode curve (in red) is the plot of the forward biased diode equation and the load line (in
blue) is the result of the above analysis.
 The Q-point (aka quiescent point or operating point) is the intersection of the two curves and
defines the operational parameters ID and VD.
Switching Characteristics
70
• Recovery time
–Forward Recovery Time
–Reverse Recover Time
Switching Characteristics
71
VF/R
L
VR/R
L
IO
Switching Characteristics
72
• When the applied voltage to
the PN junction diode is
suddenly reversed in the
opposite direction, the diode
response reaches a steady
state after an interval of time.
• This is called recover time.
• The forward recovery time tfr, is
defined as the time required for
forward voltage or current to
reach a specified value after
switching diode from its reverse
to forward biased state
• Forward recovery time
posses no serious
problem
Switching Characteristics
73
• When the PN junction diode
is forward biased, the
minority electron
concentration in the P region
is approximately linear.
• If the junction is suddenly
reverse biased, at t1, then
because of this stored
electronic charge, the reverse
current IR is initially of the same
magnitude as the forward
current
• The injected minority carrier have
remained stored and have to reach
the equilibrium state, this is called
storage time (ts)
• The time required for the diode
for nominal recovery to reach its
steady state is called transition
Switching Characteristics
74
• For commercial switching type diodes the reverse recovery time trr
ranges from less than 1 ns to as high as 1 µs.
• The operating frequency should be a minimum of
approximately 10 times trr.
• If a diode has trr of 2ns, the maximum operating
frequency is
fmax = 1/T  1/(10*2*10-9)  50 MHz
Break down in PN Junction Diodes
75
Avalanche Break Down
76
• Thermally generated minority carriers cross the depletion region and
acquire sufficient kinetic energy from the applied potential to
produce new carrier by removing valence electrons from their
bonds.
• These new carrier will in turn collide with other atoms and will
increase the number of electrons and holes available for conduction.
• The multiplication effect of free carrier may represented
by
Zener Break down
77
• Zener breakdown occurs in highly doped PN junction
through tunneling mechanism
• In a highly doped junction, the conduction and valance bands on
opposite sides of the junction are sufficiently close during reverse
bias
• Electrons may tunnel directly from the valence band of the P
side into the conduction band on the n side
Diode Ratings
• Maximum Forward Current
– Highest instantaneous current under forward bias condition that
can flow through the junction.
• Peak Inverse Voltage (PIV)
– Maximum reverse voltage that can be applied to the PN junction
– If the voltage across the junction exceeds PIV, under
reverse bias condition, the junction gets damaged. (1000
V)
• Maximum Power Rating
– Maximum power that can be dissipated at the junction
without damaging the junction.
– It is the product of voltage across the junction and current
junction 68
Diode Ratings
• Maximum Average Forward Current
– Maximum amount of average current that can be permitted to flow in
the forward direction at a special temperature (25o C)
• Repetitive Peak Forward Current
– Maximum peak current that can be permitted to flow in the forward
direction in the form of recurring pulses.
– Limiting value of the current is 450 mA
• Maximum Surge Current
– Maximum current permitted to flow in the forward direction in the form
of nonrecurring pulses.
– It should not be more that a few
milliseconds.
(30 A for 8.3
ms)
69

More Related Content

What's hot

12695 solid state m icrowave devices
12695 solid state m icrowave devices12695 solid state m icrowave devices
12695 solid state m icrowave devices
Mohit Vyas
 
3.4.Clipper,clamper,peak detector.ppt
3.4.Clipper,clamper,peak detector.ppt3.4.Clipper,clamper,peak detector.ppt
3.4.Clipper,clamper,peak detector.ppt
NANDHAKUMARA10
 
Current mirror-A constant current circuit
Current mirror-A constant current circuitCurrent mirror-A constant current circuit
Current mirror-A constant current circuit
Dr. Kapil Gupta
 
Bipolar Junction Transistor (BJT) DC and AC Analysis
Bipolar Junction Transistor (BJT) DC and AC AnalysisBipolar Junction Transistor (BJT) DC and AC Analysis
Bipolar Junction Transistor (BJT) DC and AC Analysis
Jess Rangcasajo
 
PN JUNCTION
PN JUNCTION PN JUNCTION
PN JUNCTION
Mehedi Hasan
 
ADC using single slope technique
ADC using single slope  techniqueADC using single slope  technique
ADC using single slope technique
PoojashreeG
 
Multistage amplifier
Multistage amplifierMultistage amplifier
Multistage amplifier
thanushraya
 
Diode and transistor
Diode and transistorDiode and transistor
Diode and transistor
Nurul Fadhilah
 
Diodes
DiodesDiodes
Diodes
callr
 
Unit-I Characteristics of opamp
Unit-I Characteristics of opampUnit-I Characteristics of opamp
Unit-I Characteristics of opamp
Dr.Raja R
 
Current mirror
Current mirrorCurrent mirror
Current mirror
Hossam Moghrabi
 
Energy band diagram of semiconductor
Energy band diagram of semiconductorEnergy band diagram of semiconductor
Energy band diagram of semiconductor
kavinyazhini
 
Rectifiers and Filter Circuits
Rectifiers and Filter CircuitsRectifiers and Filter Circuits
Rectifiers and Filter Circuits
Rakesh Sheoran
 
Pn diode for aitm sanjay
Pn diode for aitm sanjayPn diode for aitm sanjay
Pn diode for aitm sanjay
Sanjay Jangra
 
Ampere’s circuital law
Ampere’s circuital lawAmpere’s circuital law
Ampere’s circuital law
BhaveshChaudhari30
 
Maxwells equation and Electromagnetic Waves
Maxwells equation and Electromagnetic WavesMaxwells equation and Electromagnetic Waves
Maxwells equation and Electromagnetic Waves
A K Mishra
 
Superposition and norton Theorem
Superposition and norton TheoremSuperposition and norton Theorem
Superposition and norton Theorem
Mahmudul Alam
 
Logic families
Logic familiesLogic families
Logic families
SARITHA REDDY
 

What's hot (20)

12695 solid state m icrowave devices
12695 solid state m icrowave devices12695 solid state m icrowave devices
12695 solid state m icrowave devices
 
3.4.Clipper,clamper,peak detector.ppt
3.4.Clipper,clamper,peak detector.ppt3.4.Clipper,clamper,peak detector.ppt
3.4.Clipper,clamper,peak detector.ppt
 
Current mirror-A constant current circuit
Current mirror-A constant current circuitCurrent mirror-A constant current circuit
Current mirror-A constant current circuit
 
Bipolar Junction Transistor (BJT) DC and AC Analysis
Bipolar Junction Transistor (BJT) DC and AC AnalysisBipolar Junction Transistor (BJT) DC and AC Analysis
Bipolar Junction Transistor (BJT) DC and AC Analysis
 
PN JUNCTION
PN JUNCTION PN JUNCTION
PN JUNCTION
 
ADC using single slope technique
ADC using single slope  techniqueADC using single slope  technique
ADC using single slope technique
 
Multistage amplifier
Multistage amplifierMultistage amplifier
Multistage amplifier
 
Diode and transistor
Diode and transistorDiode and transistor
Diode and transistor
 
Diodes
DiodesDiodes
Diodes
 
Unit-I Characteristics of opamp
Unit-I Characteristics of opampUnit-I Characteristics of opamp
Unit-I Characteristics of opamp
 
Current mirror
Current mirrorCurrent mirror
Current mirror
 
Energy band diagram of semiconductor
Energy band diagram of semiconductorEnergy band diagram of semiconductor
Energy band diagram of semiconductor
 
Rectifiers and Filter Circuits
Rectifiers and Filter CircuitsRectifiers and Filter Circuits
Rectifiers and Filter Circuits
 
Pn diode for aitm sanjay
Pn diode for aitm sanjayPn diode for aitm sanjay
Pn diode for aitm sanjay
 
Ampere’s circuital law
Ampere’s circuital lawAmpere’s circuital law
Ampere’s circuital law
 
Presentation1
Presentation1Presentation1
Presentation1
 
Maxwells equation and Electromagnetic Waves
Maxwells equation and Electromagnetic WavesMaxwells equation and Electromagnetic Waves
Maxwells equation and Electromagnetic Waves
 
Inductors
InductorsInductors
Inductors
 
Superposition and norton Theorem
Superposition and norton TheoremSuperposition and norton Theorem
Superposition and norton Theorem
 
Logic families
Logic familiesLogic families
Logic families
 

Similar to UNIT 1- Semiconductor diodes (3).pptx

Class 12 th semiconductor part 3
Class 12 th semiconductor part 3Class 12 th semiconductor part 3
Class 12 th semiconductor part 3
Priyanka Jakhar
 
Unit 2 semiconductors
Unit 2  semiconductors Unit 2  semiconductors
Unit 2 semiconductors
Abhinay Potlabathini
 
Mod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptxMod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptx
Asmita Bhagdikar
 
SEMICONDUCTOR (project)
SEMICONDUCTOR (project)SEMICONDUCTOR (project)
SEMICONDUCTOR (project)
SUDHA BHUJEL
 
Semiconductor fundamentals.pptx
Semiconductor fundamentals.pptxSemiconductor fundamentals.pptx
Semiconductor fundamentals.pptx
ssuser593a2d
 
ppt_edc.pdf
ppt_edc.pdfppt_edc.pdf
ppt_edc.pdf
AmanSSingh
 
tunnel.ppt
tunnel.ppttunnel.ppt
tunnel.ppt
ssuser47c279
 
EC 8353 EDC
EC 8353 EDCEC 8353 EDC
EC 8353 EDC
rmkceteee
 
Classification of solid using energy level.pptx
Classification of solid using energy level.pptxClassification of solid using energy level.pptx
Classification of solid using energy level.pptx
atulnarkhede7
 
PPT.ppt
PPT.pptPPT.ppt
PPT.ppt
ssuseraaa4d6
 
SEMICONDUCTOR PHYSICS.ppt
SEMICONDUCTOR  PHYSICS.pptSEMICONDUCTOR  PHYSICS.ppt
SEMICONDUCTOR PHYSICS.ppt
VijayAECE1
 
Introduction to semiconductors
Introduction to  semiconductorsIntroduction to  semiconductors
Introduction to semiconductors
VASUDEV SHRIVASTAVA
 
BEEIE UNIT IV PPT.ppt
BEEIE UNIT IV PPT.pptBEEIE UNIT IV PPT.ppt
BEEIE UNIT IV PPT.ppt
DEEBIKAR2
 
Presentation on semiconductor
Presentation on semiconductorPresentation on semiconductor
Presentation on semiconductor
Damion Lawrence
 
B.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solid
B.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solidB.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solid
B.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solid
Abhi Hirpara
 
Semiconductors
SemiconductorsSemiconductors
Semiconductors
HarshitParkar6677
 
Basic Electronics UNIt1 PPT
Basic Electronics UNIt1 PPTBasic Electronics UNIt1 PPT
Basic Electronics UNIt1 PPT
Praveen Kunda
 
Topic 3 pn_junction_and_diode
Topic 3 pn_junction_and_diodeTopic 3 pn_junction_and_diode
Topic 3 pn_junction_and_diode
Gabriel O'Brien
 
Analog electrons introduction
Analog electrons introductionAnalog electrons introduction
Analog electrons introduction
P.sudharsan Rao
 
Session 5
Session 5Session 5

Similar to UNIT 1- Semiconductor diodes (3).pptx (20)

Class 12 th semiconductor part 3
Class 12 th semiconductor part 3Class 12 th semiconductor part 3
Class 12 th semiconductor part 3
 
Unit 2 semiconductors
Unit 2  semiconductors Unit 2  semiconductors
Unit 2 semiconductors
 
Mod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptxMod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptx
 
SEMICONDUCTOR (project)
SEMICONDUCTOR (project)SEMICONDUCTOR (project)
SEMICONDUCTOR (project)
 
Semiconductor fundamentals.pptx
Semiconductor fundamentals.pptxSemiconductor fundamentals.pptx
Semiconductor fundamentals.pptx
 
ppt_edc.pdf
ppt_edc.pdfppt_edc.pdf
ppt_edc.pdf
 
tunnel.ppt
tunnel.ppttunnel.ppt
tunnel.ppt
 
EC 8353 EDC
EC 8353 EDCEC 8353 EDC
EC 8353 EDC
 
Classification of solid using energy level.pptx
Classification of solid using energy level.pptxClassification of solid using energy level.pptx
Classification of solid using energy level.pptx
 
PPT.ppt
PPT.pptPPT.ppt
PPT.ppt
 
SEMICONDUCTOR PHYSICS.ppt
SEMICONDUCTOR  PHYSICS.pptSEMICONDUCTOR  PHYSICS.ppt
SEMICONDUCTOR PHYSICS.ppt
 
Introduction to semiconductors
Introduction to  semiconductorsIntroduction to  semiconductors
Introduction to semiconductors
 
BEEIE UNIT IV PPT.ppt
BEEIE UNIT IV PPT.pptBEEIE UNIT IV PPT.ppt
BEEIE UNIT IV PPT.ppt
 
Presentation on semiconductor
Presentation on semiconductorPresentation on semiconductor
Presentation on semiconductor
 
B.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solid
B.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solidB.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solid
B.Tech sem I Engineering Physics U-II Chapter 1-Band theory of solid
 
Semiconductors
SemiconductorsSemiconductors
Semiconductors
 
Basic Electronics UNIt1 PPT
Basic Electronics UNIt1 PPTBasic Electronics UNIt1 PPT
Basic Electronics UNIt1 PPT
 
Topic 3 pn_junction_and_diode
Topic 3 pn_junction_and_diodeTopic 3 pn_junction_and_diode
Topic 3 pn_junction_and_diode
 
Analog electrons introduction
Analog electrons introductionAnalog electrons introduction
Analog electrons introduction
 
Session 5
Session 5Session 5
Session 5
 

Recently uploaded

Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSCW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
veerababupersonal22
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Building Electrical System Design & Installation
Building Electrical System Design & InstallationBuilding Electrical System Design & Installation
Building Electrical System Design & Installation
symbo111
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
BrazilAccount1
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 

Recently uploaded (20)

Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERSCW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
CW RADAR, FMCW RADAR, FMCW ALTIMETER, AND THEIR PARAMETERS
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Building Electrical System Design & Installation
Building Electrical System Design & InstallationBuilding Electrical System Design & Installation
Building Electrical System Design & Installation
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 

UNIT 1- Semiconductor diodes (3).pptx

  • 2. Semiconductor – Silicon  50 X 103 Ω– cm – germanium  50 Ω-cm  A semiconductor is a material which has electrical conductivity to a degree between that of a metal and that of an insulator.  Conductivity of  Semiconductors are the foundation of modern electronics including • transistors, • solar cells, • light -emitting diodes (LEDs), • quantum dots, • digital and analog integrated circuits
  • 4. Electrical conductivity • The highest occupied energy band is called the valence band. • Most electrons remain bound to the atoms in this band. • The conduction band is the band of orbitals that are high in energy and are generally empty. • It is the band that accepts the electrons from the valence band • The “leap” required for electrons from the Valence Band to enter the Conduction Band.
  • 7. Intrinsic Semiconductor A crystal of pure and regular lattice structure is called intrinsic semiconductor.  A pure form of Semiconductor  The concentration of electrons (ni) in the conduction band = concentration of holes (pi) in the valance band. (ni =pi)  Conductivity is poor  Eg. Pure Silicon, Pure Germanium  each silicon atom has four valence electrons  two valence electrons from two silicon atoms form the covalent bond  Be intact at sufficiently low temperature  Be broken at room temperature
  • 8. Creation of Electron and hole in a semiconductor CurrentConductioninsemiconductor
  • 9. Free Electrons and Holes Free electrons are produced by thermal ionization, which can move freely in the lattice structure. Holes are empty position in broken covalent bond, which can be filled by free electron, positive charge
  • 10. Extrinsic Semiconductor  A Impure form of Semiconductor  To increase the conductivity of intrinsic semiconductor, a small amount of impurity (Pentavalent or Trivalent) is added.  This process of adding impurity is known as Doping.  1 or 2 atoms of impurity for 106 intrinsic atoms.  Electron concentration ≠ Hole concentration  One type of carrier will predominate in an extrinsic
  • 11. Classification of Extrinsic Semiconductor • N Type Semiconductor • P Type Semiconductor
  • 12. N Type Semiconductor  A small amount of pentavalent impurities is added  It is denoting one extra electron for conduction, so it is called donor impurity (Donors)  •+ve chargedIons  Electron concentration > Hole Concentration  Most commonly used dopants are • Arsenic, • Antimony and • Phosphorus
  • 13. P Type Semiconductor  A small amount of trivalent impurities is added  It accepts free electrons in the place of hole, so it is called Acceptor impurity (Acceptors)  - ve chargedIons  Hole concentration > Electron Concentration  Most commonly used dopants are – Aluminum, – Boron, and – Gallium
  • 14. Mass Action Law • Under thermal equilibrium the product of the free electron concentration and the free hole concentration is equal to a constant equal to the square of intrinsic carrier concentration. np = ni 2
  • 15. Electrical Neutrality in Semiconductor Positive Charge Density Negative Charge Density n  Electron Concentration N  Concentration of Acceptor ions A Total – ve charged density p  Hole Concentration N  Concentration of donor ions D Total + ve charged density = p + N = n + 14
  • 16. Charge Density in a Semiconductor A P Type Material N Type Material NA > ND {ND ≈ 0} ND > NA {NA ≈ 0} pp + ND = np + NA pn + ND = nn + NA N NA = pp – np { pp >> np} = pp ND = ND = Mass action Law: nn – pn { nn >> pn} nn nn pn =ni 2 2
  • 17. Conductivity of Semiconductor J  J p  Jn J p  qpp E Jn  qn(n E) J  qpp E  qnn E J  q( pp  nn )E J   .E    1 The resistivity of a semiconductor is   qp p  qnn The conductivity of a semiconductor is 16
  • 18. Conductivity of Semiconductor 1    The Resistivity of a semiconductor is   qp p  qnn The Conductivity of a semiconductor is q = 1.6*10-19 coulomb
  • 20.
  • 21.
  • 22. Fermi level in an Intrinsic Semiconductor
  • 23. Fermi level in an Extrinsic Semiconductor
  • 25.
  • 26.
  • 27. Current Flow in Semiconductors There are two mechanisms by which holes and free electrons move through a silicon crystal. • Drift • The carrier motion is generated by the electrical field across a piece of silicon. This motion will produce drift current. • Diffusion • The carrier motion is generated by the different concentration of carrier in a piece of silicon. The diffused motion, usually carriers diffuse from high concentration to low concentration, will give rise to diffusion current.
  • 28. Drift Current Density J p Drift  qpp E Jn Drift  qnnE A/cm2 A/cm2 The flow of electric current due to the motion of the charge carriers under The influence of an external electric field is called Drift Current JDrift  J p Drift  Jn Drift JDrift  qpp E  qnn E JDrift  q( pp  nn )E JDrift  .E 39
  • 29. Diffusion Current Density  In a semiconductor material, the charge carriers have the tendency to move from the region of the higher concentration to that of lower concentration of the same type of charge carriers.  This movement results in a current called Diffusion Current
  • 31. Total Current Total Current in P type semiconductor Jp = Jp Drift + Jp Diffusion Total Current in N type semiconductor Jn = Jn Drift + Jn Diffusion
  • 33. PN JUNCTION WITH NO APPLIED VOLTAGE OR OPEN CIRCUIT CONDITION  In a piece of sc, if one half is doped by p type impurity and the other half is doped by n type impurity, a PN junction is formed.  The plane dividing the two halves or zones is called PN junction.  n type material has high concentration of free electrons, while p type material has high concentration of holes.  Therefore at the junction there is a tendency of free electrons to diffuse over to the P side and the holes to the N side. This process is called diffusion.
  • 34.  As the free electrons move across the junction from N type to P type, the donor atoms become positively charged. Hence a positive charge is built on the N-side of the junction.  The free electrons that cross the junction uncover the negative acceptor ions by filing the holes. Therefore a negative charge is developed on the p –side of the junction.  This net negative charge on the p side prevents further diffusion of electrons into the p side. Similarly the net positive charge on the N side repels the hole crossing from p side to N side.  Thus a barrier is set up near the junction which prevents the further movement of charge carriers i.e. electrons and holes.  As a consequence of induced electric field across the depletion layer, an electrostatic potential difference is established between P and N regions, which are called the potential barrier, junction barrier, diffusion potential or contact potential, Vo.  The magnitude of the contact potential Vo varies with doping levels and temperature.  Vo is 0.3V for Ge and 0.72 V for Si.
  • 35. FORWARD BIASED JUNCTION DIODE Negative voltage is applied to the N-type material and Positive voltage is applied to the P-type material.  If this external voltage becomes greater than the value of the potential barrier, approx. 0.7 volts for silicon and 0.3 volts for germanium, the potential barriers opposition will be overcome and current will start to flow. depletion layer becoming very thin and narrow
  • 36. PN JUNCTION UNDER REVERSE BIAS CONDITION Positive voltage is applied to the N-type material and  Negative voltage is applied to the P-type material. The positive voltage applied to the N-type material attracts electrons towards the positive electrode and away from the junction, while the holes in the P- type end are also attracted away from the junction towards the negative electrode. depletion layer grows wider
  • 40. P N
  • 41.
  • 42.
  • 44.
  • 45. Characteristics of Ideal Diode • Diode always conducts in one direction. • Diodes always conduct current when “Forward Biased” ( Zero resistance) • Diodes do not conduct when Reverse Biased (Infinite resistance)
  • 46. Energy band structure of Open Circuited PN junction  Consider that a PN junction has P-type and N-type materials in close physical contact at the junction on an atomic scale.  Hence, the energy band diagrams of these two regions undergo relative shift to equalize the Fermi level.  The Fermi level E should be constant throughout the specimen at equilibrium.  The distribution of electrons or holes in allowed energy states is dependent on the position of the Fermi level.  If this is not so, electrons on one side of the junction would have an average energy higher than those on the other side, and this causes transfer of electrons and energy until the Fermi levels on the two sides get equalized.  However, such a shift does not disturb the relative position of the conduction band, valence band and Fermi level in any region.
  • 47. Energy Band Diagram for PN junction (Open Circuited) • The Fermi level Ef is closer to the conduction band edge Ecn in the N-type material while it is closer to the valence band edge E in the P-type material. • The conduction band edge Ecp in the P- type material is higher than the conduction band edge Ecn in the N-type material. • Similarly, the valence band edge Evp in the P-type material is higher than the valence band edge Evn in the N-type material. • E1, and E2, indicate the shifts in the Fermi level from the intrinsic conditions in the P and N materials respectively. • The total shift in the energy level Eo, is given by
  • 48. Contact difference of Potential 𝐸𝐹 − 𝐸𝑣𝑝 = 1 2 𝐸𝐺 − 𝐸1 𝐸𝑐𝑛 − 𝐸𝐹 = 1 2 𝐸𝐺 − 𝐸2 Combining the above equation, 𝐸0 = 𝐸1 + 𝐸2 = 𝐸𝐺 − 𝐸𝑐𝑛 − 𝐸𝐹 − 𝐸𝐹 − 𝐸𝑣𝑝 We know that, 𝑛𝑝 = 𝑁𝐶𝑁𝑉𝑒− 𝐸𝐺 𝑘𝑇 𝑛𝑝 = 𝑛𝑖 2 (Mass action law) 𝐸𝐺 = 𝑘𝑇 ln 𝑁𝐶𝑁𝑉 𝑛𝑖 2 We Know that for N type material, 𝐸𝐹 = 𝐸𝑐 − 𝑘𝑇 ln 𝑁𝐶 𝑁𝐷 𝐸𝑐𝑛- 𝐸𝐹 = 𝑘𝑇 ln 𝑁𝐶 𝑛𝑛 = 𝑘𝑇 ln 𝑁𝐶 𝑁𝐷 Similarly, for P type material, 𝐸𝐹 = 𝐸𝑉 + 𝑘𝑇 ln 𝑁 𝑉 𝑁𝐴 𝐸𝐹 − 𝐸𝑣𝑝 = 𝑘𝑇 ln 𝑁𝑉 𝑃𝑝 = 𝑘𝑇 ln 𝑁𝑉 𝑁𝐴 The contact between a PN junction creates a potential difference
  • 49. Substituting the equation , we get 𝐸0 = 𝑘𝑇 ln 𝑁𝐶𝑁𝑉 𝑛𝑖 2 − ln 𝑁𝐶 𝑁𝐷 − ln 𝑁𝑉 𝑁𝐴 = 𝑘𝑇 ln 𝑁𝐶𝑁𝑉 𝑛𝑖 2 𝑥 𝑁𝐷 𝑁𝐶 𝑥 𝑁𝐴 𝑁𝑉 = 𝑘𝑇 ln 𝑁𝐷𝑁𝐴 𝑛𝑖 2 As 𝐸0 = q𝑉 𝑜 𝑽𝒐 = 𝒌𝑻 𝒒 𝒍𝒏 𝑵𝑫𝑵𝑨 𝒏𝒊 𝟐 𝐸0 depends upon the equilibrium concentrations and not on the charge density in the transition region. Also 𝐸0 may be obtained by substituting the equations of 𝑛𝑛 = 𝑁𝐷, 𝑃𝑝 = 𝑛𝑖 2 𝑁𝐷 , 𝑛𝑛𝑃𝑝= 𝑛𝑖 2 , 𝑃𝑝 = 𝑁𝐴, 𝑛𝑝 = 𝑛𝑖 2 𝑁𝐴 then 𝐸0 = 𝑘𝑇 ln 𝑃𝑝𝑜 𝑃𝑛𝑜 = 𝑘𝑇 ln 𝑛𝑛𝑜 𝑛𝑝𝑜 Where subscript “o” represents the thermal equilibrium condition
  • 51.
  • 52.
  • 53.
  • 54.  we have neglected carrier generation and recombination in the space-charge region. Such an assumption is valid for a germanium diode, but not for a silicon device.  If we consider the carrier generation and recombination in the space- charge region, the general equation of the diode current is approximately given by Where, For silicon η = 2 and for Germanium η=1. VT=kT/q=T/11600, volt-equivalent of temperature, i.e., thermal voltage K=Boltzmann’s constant ( 1.38 x10-3 J/K) q=charge of the electron (1.602 x 10-19 C) T=temperature of the diode junction (k) =(degree C +273) At room temperature, (T=300k), VT =26mv
  • 58. DC or Static Resistance • The resistance of the diode at the operating point can be found simply by finding the corresponding levels of VD and ID
  • 59. AC or Dynamic Resistance  Change in voltage and current that can be used to determine the ac or dynamic resistance
  • 61. 61
  • 62.
  • 63. Temperature Effects on Diode • Temperature can have a marked effect on the characteristics of a silicon semiconductor diode • reverse saturation current Io will just doubles in magnitude for every 10°C increase in temperature.
  • 65. DIODE EQUIVALENT CIRCUITS • An equivalent circuit is a combination of elements properly chosen to best represent the actual terminal characteristics of a device, system, or such in a particular operating region. Piecewise-Linear Equivalent Circuit • One technique for obtaining an equivalent circuit for a diode is to approximate the characteristics of the device by straight-line segments, as shown in Fig. 1.31. • The resulting equivalent circuit is naturally called the piecewise-linear equivalent circuit. • It should be obvious from Fig. that the straight-line segments do not result in an exact duplication of the actual characteristics, especially in the knee region. • However, the resulting segments are sufficiently close to the actual curve to establish an equivalent circuit that will provide an excellent first approximation to the actual behavior of the device.
  • 66. Simplified Equivalent Circuit • For most applications, the resistance rav is sufficiently small to be ignored in comparison to the other elements of the network. • The removal of rav from the equivalent circuit is the same as implying that the characteristics of the diode appear as shown in Fig. Ideal Equivalent Circuit • Now that rav has been removed from the equivalent circuit let us take it a step further and establish that a 0.7-V level can often be ignored in comparison to the applied voltage level. • In this case the equivalent circuit will be reduced to that of an ideal diode as shown in Fig. with its characteristics.
  • 68. DC Load Line Analysis In graphical analysis of nonlinear electronic circuits, a DC load line is a line drawn on the characteristic curve, a graph of the current vs. the voltage in a nonlinear device like a diode. It represents the constraint put on the voltage and current in the nonlinear device by the external circuit. The load line, usually a straight line, represents the response of the linear part of the circuit, connected to the nonlinear device in question. The points where the characteristic curve and the load line intersect are the possible operating point(s) (Q points) of the circuit; at these points the current and voltage parameters of both parts of the circuit match. Assume that the diode is forward biased, current will flow in the circuit as shown and we can proceed.
  • 69.  If ID is equal to zero, there is no drop across R and VD=VS.  This will define the horizontal axis intercept.  If VD is equal to zero, the entire source voltage will be dropped across R and ID=VS/R.  This will define the vertical axis intercept.  The resulting load line will be a straight line with a slope of –1/R.  The diode curve (in red) is the plot of the forward biased diode equation and the load line (in blue) is the result of the above analysis.  The Q-point (aka quiescent point or operating point) is the intersection of the two curves and defines the operational parameters ID and VD.
  • 70. Switching Characteristics 70 • Recovery time –Forward Recovery Time –Reverse Recover Time
  • 72. Switching Characteristics 72 • When the applied voltage to the PN junction diode is suddenly reversed in the opposite direction, the diode response reaches a steady state after an interval of time. • This is called recover time. • The forward recovery time tfr, is defined as the time required for forward voltage or current to reach a specified value after switching diode from its reverse to forward biased state • Forward recovery time posses no serious problem
  • 73. Switching Characteristics 73 • When the PN junction diode is forward biased, the minority electron concentration in the P region is approximately linear. • If the junction is suddenly reverse biased, at t1, then because of this stored electronic charge, the reverse current IR is initially of the same magnitude as the forward current • The injected minority carrier have remained stored and have to reach the equilibrium state, this is called storage time (ts) • The time required for the diode for nominal recovery to reach its steady state is called transition
  • 74. Switching Characteristics 74 • For commercial switching type diodes the reverse recovery time trr ranges from less than 1 ns to as high as 1 µs. • The operating frequency should be a minimum of approximately 10 times trr. • If a diode has trr of 2ns, the maximum operating frequency is fmax = 1/T  1/(10*2*10-9)  50 MHz
  • 75. Break down in PN Junction Diodes 75
  • 76. Avalanche Break Down 76 • Thermally generated minority carriers cross the depletion region and acquire sufficient kinetic energy from the applied potential to produce new carrier by removing valence electrons from their bonds. • These new carrier will in turn collide with other atoms and will increase the number of electrons and holes available for conduction. • The multiplication effect of free carrier may represented by
  • 77. Zener Break down 77 • Zener breakdown occurs in highly doped PN junction through tunneling mechanism • In a highly doped junction, the conduction and valance bands on opposite sides of the junction are sufficiently close during reverse bias • Electrons may tunnel directly from the valence band of the P side into the conduction band on the n side
  • 78. Diode Ratings • Maximum Forward Current – Highest instantaneous current under forward bias condition that can flow through the junction. • Peak Inverse Voltage (PIV) – Maximum reverse voltage that can be applied to the PN junction – If the voltage across the junction exceeds PIV, under reverse bias condition, the junction gets damaged. (1000 V) • Maximum Power Rating – Maximum power that can be dissipated at the junction without damaging the junction. – It is the product of voltage across the junction and current junction 68
  • 79. Diode Ratings • Maximum Average Forward Current – Maximum amount of average current that can be permitted to flow in the forward direction at a special temperature (25o C) • Repetitive Peak Forward Current – Maximum peak current that can be permitted to flow in the forward direction in the form of recurring pulses. – Limiting value of the current is 450 mA • Maximum Surge Current – Maximum current permitted to flow in the forward direction in the form of nonrecurring pulses. – It should not be more that a few milliseconds. (30 A for 8.3 ms) 69