SlideShare a Scribd company logo
1
Mrs.R.DEEBIKA,
Assistant Professor/EEE,
Kongunadu College of Engineering and Technology
20BE204-BASIC ELECTRICAL, ELECTRONICS AND
INSTRUMENTATION ENGINEERING
Unit IV
Electronic Devices and Circuits
Unit IV
Electronic Devices and Circuits
 PN Junction – Forward and Reverse Bias – Zener
Diode – Bipolar Junction Transistor –
Characteristics -Introduction to operational
Amplifier: Inverting Amplifier – Non Inverting
Amplifier.
ENERGY BAND STUCTURES AND CONDUCTION IN
INSULATORS, SEMICONDUCTORS AND METALS
 A very poor conductor of electricity is called an
insulator; an excellent conductor is a metal; and a
material whose conductivity lies between these two
extremes is a semiconductor.
 A material may be classified as one of these three
depending upon its energy-band structure.
ENERGY BAND STUCTURES AND CONDUCTION IN
INSULATORS, SEMICONDUCTORS AND METALS
ENERGY BAND STUCTURES AND CONDUCTION IN
INSULATORS, SEMICONDUCTORS AND METALS
 An INSULATOR is a material having extremely poor
electrical conductivity.
 The forbidden energy gap is large.
 Hence no electrical conduction is possible.
 Number of free electrons in an insulator is very
small, roughly about 107 electrons/m3.
ENERGY BAND STUCTURES AND CONDUCTION IN
INSULATORS, SEMICONDUCTORS AND METALS
 The conduction in METALS is only due to the
electrons.
 A metal has overlapping valence and
conduction bands.
 VB is only partially filled and the CB extends
beyond the upper end of filled valence band.
Classification of Semiconductor
1. Intrinsic Semiconductor(Pure)
2. Extrinsic Semiconductor(Impure)
Intrinsic Semiconductor
A semiconductor in an extremely pure form is known as Intrinsic
semiconductor.
The silicon(Si) and germanium(Ge) are two important intrinsic
semiconductors.
A missing electron in the valence band leaves a vacant space there,
which is known as a hole. Holes also contribute to electric current.
In an intrinsic semiconductor, even at room temperature, electron-
hole pair are created.
When an electric field is applied across an intrinsic semiconductor,
the current conduction takes place due to free electrons and holes.
Extrinsic Semiconductor
The current conduction capability of intrinsic
semiconductor should be increased and this can achieved
by adding a small amount of impurity.
 This can be achieved by adding a small amount of impurity to the
intrinsic semiconductor, so that it becomes impure or extrinsic
semiconductor. This process of adding impurity is known as
doping.
 Depending upon the type of impurity added, extrinsic
semiconductors can be divided in to two types.
1. N – type semiconductor.
2. P – type semiconductor.
N – Type Semiconductor
 A small amount of pentavalent impurities such as arsenic,
antimony or phosphorus is added to the pure semiconductor
(germanium or silicon crystal) to get N-type semiconductor.
 With the addition of pentavalent impurity a large number of free
electrons are made available in the conduction band thereby
increasing the conductivity of N – type semiconductor. As a result
of doping, the number of free electrons far exceeds the number of
holes in N – type semiconductor.
P-Type semiconductor
A small amount of trivalent impurity such as aluminium or boron is
added to the pure semiconductor to get the p- type semiconductor.
The addition of trivalent impurity a large number of holes are made
available in the valence band.
These positively charged holes increase the conductivity of P-type
semiconductor.
 As the number of holes is very much greater than the number
of free electrons in a P-type material, holes are termed as
majority carriers and electrons as minority carriers.
Conductivity of Semiconductor
 In a pure semiconductor, the number of holes is equal to the
number of electrons. Thermal agitation continues to produce
new electron hole pairs and the electron hole pair disappears
because of recombination.
 With each electron-hole pair created, two charge carrying
particles are formed. One is negative which is free electron
with mobility. The other is positive i.e., the hole with
mobility.
PN Junction Diode
In a piece of semiconductor material, if one half is doped by P-type
impurity and the other half is doped by N-type impurity, a PN
junction is formed.
The plane dividing the two halves or zones is called PN junction.
The N-type material has high concentration of free electrons, while
P-type material has high concentration of holes.
At the junction there is a tendency for the free electrons to diffuse
over to the P-side and holes to the N-side. This process is called
diffusion.
Anode Cathode
V–I Characteristics of a diode under forward bias
The V–I characteristics of a PN unction diode are shown below
 As the forward voltage is increased, for < , the
forward current is almost zero (region OA) because the
potential barrier prevents the holes from P-region and
electrons from N-region to flow across the depletion region
in the opposite direction.
 For > , the potential barrier at the junction completely
disappears and hence, the holes cross the junction from P-
type to N-type and the electrons cross the junction in the
opposite direction, resulting in relatively large current flow
in the external circuit.
Under Reverse Bias Condition
 When the negative terminal of the battery is connected to the
P-type and positive terminal of the battery is connected to
the N-type of the PN junction, the bias applied is known as
reverse bias.
Operation
A holes which form the majority carriers of the P-side move
towards the negative terminal of the battery and electrons which form
the majority carrier of the N-side are attracted towards the positive
terminal of the battery.
Electrons forming covalent bonds of the semiconductor atoms in the
P- and N-type regions may absorb sufficient energy from heat and
light to cause breaking of some covalent bonds.
 Under the reverse bias condition, the thermally generated holes in
the P-region are attracted towards the negative terminal of the
battery and the electrons in the N-region are attracted towards the
positive terminal of the battery.
 The minority carriers, electrons in the P-region and holes in the N-
region, wander over to the junction and flow towards their majority
carrier side giving rise to a small reverse current. This current is
known as reverse saturation current.
 The V-I characteristics under reverse bias
 The magnitude of reverse saturation current mainly depends upon
junction temperature because the major source of minority carriers
is thermally broken covalent bonds.
 The reverse voltage at which the junction breakdown occurs is
known as Breakdown Voltage.
PN Diode Applications
Rectifiers in D.C. power supplies.
Switch in digital logic circuits used in computers.
Clamping network used as D.C. restorer in TV receivers and
voltage multipliers.
Clipping circuits used as wave shaping circuits used in computers,
radars, radio and TV receivers.
Demodulation (detector) circuits.
Zener Diode
Equivalent Circuit of Zener Diode Model
Zener Diode
V-I Characteristics of Zener Diode
V-I Characteristics of Zener Diode
 Zener diodes are manufactured to have a very low
reverse bias breakdown voltage
 Since the breakdown at the zener voltage is so sharp,
these devices are often used in voltage regulators to
provide precise voltage references. The actual zener
voltage is device dependent. For example, you can buy
a 6V zener diode.
Breakdown in PN Junction Diodes
The diode equation predicts that, under reverse bias conditions, a
small constant current, the saturation current, k , flows due to
minority carriers, which is independent of the magnitude of the bias
voltage.
BIPOLAR JUNCTION TRANSISTOR
Introduction
 A Bipolar Junction Transistor (BJT) is a three terminal
semiconductor device in which the operation depends on the
interaction of both majority and minority carriers and hence the
name bipolar.
 BJT is used in amplifier and oscillatory circuits, and as a switch
in digital circuits.
 It has wide application in computers, satellites and other modern
communication systems.
CONSTRUCTION
 The BJT consists of a silicon (or germanium) crystal in
which a thin layer of N-type silicon is sandwiched between
two layers of P-type silicon. This transistor is referred to as
PNP.
 Two types of BJT are NPN and PNP transistor.
 The three portions of the transistor are Emitter, Base and
Collector, shown as E, B and C, respectively. The arrow on the
emitter specifies the direction of current flow when the EB
junction is forward biased.
TRANSISTOR BIASING
 The emitter-base junction is forward biased and collector-base
junction is reverse biased. Due to the forward bias on the
emitter-base junction an emitter current flows through the base
into the collector. Though, the collector-base junction is reverse
biased, almost the entire emitter current flows through the
collector circuit.
OPERATION OF NPN TRANSISTOR
 The forward bias applied to the emitter base junction causes a
lot of electrons from the emitter region to crossover to the base
region.
 The base is lightly doped with P-type impurity, the number of
holes in the base region is very small and hence the number of
electrons that combine with holes in the P-type base region is
also very small. Hence a few electrons combine with holes to
constitute a base current.
 The remaining electrons crossover in to collector region to
constitute a collector current.
 Base and collector current summed up i.e.,
The magnitude of emitter current related by
OPERATION OF PNP TRANSISTOR
• The forward bias applied to the emitter – base junction of a PNP
transistor causes a lot of holes from the emitter region to crossover
to the base region as the base is lightly doped with N – types
impurity.
 A few holes combined with electrons to constitute a base current
and remaining holes crossover in to the collector region to
constitute a collector current.
 Collector and base current summed up i.e.,
 The magnitude of emitter current are related by
Types of Configuration
 The transistor has input, output and common to input and
output terminal. A transistor can be connected in three
configurations.
i. CB configuration.
ii. CE configuration.
iii.CC configuration.
CB configuration
In this configuration, emitter is the input terminal, collector is the
output terminal and base is the common terminal.
Input Characteristics
To determine the input characteristics, the collector-base voltage is
kept constant at zero.
The emitter current is increased from zero in suitable equal steps
by increasing .
• When collector base voltage is equal to zero and the emitter-base
junction is forward biased as shown in the characteristics, the
junction behaves as a forward biased diode so that emitter current
increases rapidly with small increase in emitter-base voltage.
• When collector base voltage is increased keeping emitter base
voltage constant, the width of the base region will decrease.
Output characteristics
 To determine the output characteristics, the emitter current is kept
constant at a suitable value by adjusting the emitter-base voltage.
Then collector base voltage is increased in suitable equal steps and
the collector current is noted for each value of emitter current.
Saturation Region
 Collector Base voltage VCB is negative.
 CB junction is forward biased and a small change in
VCB results in larger variation in collector current.
Active Region
 Collector current is almost constant
 EB – Forward biased
 CB- Reverse biased
Cut off region
IE =0,
Both junction are reverse biased
CE configuration
Input characteristics
To determine the input characteristics, the collector to emitter
voltage is kept constant at zero volt and base current is increased
from zero in equal steps by increasing base emitter voltage in the
below circuit.
 The value of base emitter voltage is noted for each setting of
base current. This procedure is repeated for higher fixed
values of and the curves of . are drawn. The
input characteristics thus obtained are shown below.
Output characteristics
 To determine the output characteristics, the base current is
kept constant at a suitable value by adjusting base-emitter
voltage,
 The magnitude of collector-emitter voltage is increased in
suitable equal steps from zero and the collector current is noted
for each setting
CC configuration
Input characteristics
To determine the input characteristics, is kept at a suitable
fixed value. The base-collector voltage is increased in equal
steps and the corresponding increase in is noted.
Output characteristics
The output characteristics are the same as those of the common
emitter configuration.
FIELD EFFECT TRANSISTORS
Introduction
 The FET is a device in which the flow of current through the
conducting region is controlled by an electric field. Hence the
name Field Effect Transistor (FET). It is also said to be unipolar
device.
The FET can be classified into two types.
a) Junction FET(JFET)
b) Metal Oxide Semiconductor FET(MOSFET) or Insulated Gate
FET (IGFET)or Metal Oxide Silicon Transistor(MOST).
JFET has been classified in to two types
1. N-channel JFET with electrons as the majority carriers.
2. P-Channel JFET with holes as the majority carriers.
Construction of N-channel JET
It has N-type bar which is made of silicon. Ohmic contacts are
made at the two ends of the bar are called drain and source.
Source (S)
This terminal is connected to the negative pole of the battery.
Electrons which are the majority carriers in the N-type bar enter
the bar through this terminal.
Drain (D)
This terminal is connected to the positive pole of the battery. The
majority carriers leave the bar through this terminal.
Gate (G)
Heavily doped P-type silicon is diffused on both sides of the N-
type silicon bar by which PN junctions are formed. These layers
are joined together called Gate.
Channel
The space between gate through which majority carriers pass.
Basic Construction of JFET
Circuit Symbols and notations
Operation of JFET
GG
Transfer Characteristics
i. As is increased from zero, increases along OP, and
the rate of increases of with decreases as shown
below
ii. When becomes maximum. When is
increased beyond the length of the pinch-off or
saturation region increases.
Drain Characteristics
 When is negative and is increased, the gate is maintained
at a negative voltage less than the negative cut-off voltage, the
reverse voltage across the junction is increased.
 The drain current is controlled by the electric field that extends
into the channel due to reverse biased voltage applied to the gate.
Hence, this device known as Field Effect Transistor.
MOSFET
MOSFET
Enhancement MOSFET
Construction
The construction of an N-channel enhancement MOSFET is
shown below
 Two highly doped regions are diffused in a lightly doped
substrate of P-type silicon substrate. One region is called the
source S and the other one is called the drain D.
 The metal area of the gate, in conjunction with the insulating oxide
layer of and the semiconductor channel forms a parallel plate
capacitor. This device is called the insulated gate FET.
Operation
 If the substrate is grounded and a positive voltage is applied at the
gate, the positive charge on G induces an equal negative charge on
the substrate side between the source and drain regions.
 The direction of the electric field is perpendicular to the plates of
the capacitor through the oxide.
 The negative charge of electrons which are minority carriers in
the P-type substrate forms an inversion layer.
 The drain current is enhanced by the positive gate voltage as
shown
Depletion MOSFET
The construction of an N-channel depletion MOSFET and circuit
symbol for an N-channel and a P-channel depletion MOSFET are
shown below
The drain D at a positive potential with respect to the source, the
electrons (majority carriers) flow through the N-channel from S to
D.
The introduction of the positive charge causes depletion of mobile
electrons in the channel. Thus a depletion region is produced in the
channel.
 The depletion MOSFET may also be operated in an enhancement
mode. It is only necessary to apply a positive gate voltage so that
negative charges are induced into the N-type channel.
 As the depletion MOSFET can be operated with bipolar input
signals irrespective of doping of the channel, it is also called as
dual mode MOSFET.
OPERATIONAL AMPLIFIER
Circuit Symbol
Equivalent circuit of OP-Amp
Characteristics of Ideal OP-Amp
Block Diagram of Operational Amplifier
Operational Amplifier IC 741
Inverting Amplifier
Inverting Amplifier
Non Inverting Op-Amp
Non - Inverting Amplifier
Digital to Analog Converters
Digital to Analog Converters
Binary Weighted Resistor DAC
Binary Weighted Resistor DAC
R – 2R Ladder
R – 2R Ladder
R – 2R Ladder
Equivalent circuit of practical op-Amp
Non inverting Op-Amp

More Related Content

Similar to BEEIE UNIT IV PPT.ppt

EEE Unit III first year. .pptx
EEE Unit III first year.           .pptxEEE Unit III first year.           .pptx
EEE Unit III first year. .pptx
srujan0444
 
BE UNIT 1 PPT.ppt
BE UNIT 1 PPT.pptBE UNIT 1 PPT.ppt
BE UNIT 1 PPT.ppt
ashok kumar
 
Semiconductors
SemiconductorsSemiconductors
Semiconductors
HarshitParkar6677
 
SEMICONDUCTOR (project)
SEMICONDUCTOR (project)SEMICONDUCTOR (project)
SEMICONDUCTOR (project)
SUDHA BHUJEL
 
Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...
Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...
Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...
Obaid ur Rehman
 
CA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdf
CA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdfCA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdf
CA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdf
sumansafui97
 
BASIC ELECTRONICS on physics for teaching grade 12
BASIC ELECTRONICS on physics for teaching grade 12BASIC ELECTRONICS on physics for teaching grade 12
BASIC ELECTRONICS on physics for teaching grade 12
JerryOgugo
 
Class 12 th semiconductor part 3
Class 12 th semiconductor part 3Class 12 th semiconductor part 3
Class 12 th semiconductor part 3
Priyanka Jakhar
 
Analog electrons introduction
Analog electrons introductionAnalog electrons introduction
Analog electrons introduction
P.sudharsan Rao
 
BEEME UNIT IV.ppt
BEEME UNIT IV.pptBEEME UNIT IV.ppt
BEEME UNIT IV.ppt
Karthik Kathan
 
[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...
[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...
[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...
Pratik Nakrani
 
UNIT 1- Semiconductor diodes (3).pptx
UNIT 1- Semiconductor diodes (3).pptxUNIT 1- Semiconductor diodes (3).pptx
UNIT 1- Semiconductor diodes (3).pptx
nakkabava24
 
Semiconductors
SemiconductorsSemiconductors
Semiconductors
Prof. Dr. K. Adisesha
 
PN JUNCTION DIODE IN PHYSICS PROJECT.pptx
PN JUNCTION DIODE IN PHYSICS PROJECT.pptxPN JUNCTION DIODE IN PHYSICS PROJECT.pptx
PN JUNCTION DIODE IN PHYSICS PROJECT.pptx
caremeloo01
 
BEEE-UNIT 3.pdf
BEEE-UNIT 3.pdfBEEE-UNIT 3.pdf
BEEE-UNIT 3.pdf
Bakiyalakshmi29
 
unit-2.pdf
unit-2.pdfunit-2.pdf
unit-2.pdf
diriba chali
 
Mod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptxMod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptx
Asmita Bhagdikar
 
Electronic devices
Electronic devicesElectronic devices
Electronic devices
ZeeshanChoudhary4
 
BEE introduction slides
BEE introduction slidesBEE introduction slides
BEE introduction slides
BLESSINAR0
 

Similar to BEEIE UNIT IV PPT.ppt (20)

EEE Unit III first year. .pptx
EEE Unit III first year.           .pptxEEE Unit III first year.           .pptx
EEE Unit III first year. .pptx
 
BE UNIT 1 PPT.ppt
BE UNIT 1 PPT.pptBE UNIT 1 PPT.ppt
BE UNIT 1 PPT.ppt
 
Semiconductors
SemiconductorsSemiconductors
Semiconductors
 
SEMICONDUCTOR (project)
SEMICONDUCTOR (project)SEMICONDUCTOR (project)
SEMICONDUCTOR (project)
 
Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...
Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...
Presentation report for Intrinsic & Extrinsic , N-type & P-type and Forward& ...
 
CA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdf
CA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdfCA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdf
CA1-ELECTRONICS ENGINEERING ON PN JUNCTION.pdf
 
BASIC ELECTRONICS on physics for teaching grade 12
BASIC ELECTRONICS on physics for teaching grade 12BASIC ELECTRONICS on physics for teaching grade 12
BASIC ELECTRONICS on physics for teaching grade 12
 
Class 12 th semiconductor part 3
Class 12 th semiconductor part 3Class 12 th semiconductor part 3
Class 12 th semiconductor part 3
 
Analog electrons introduction
Analog electrons introductionAnalog electrons introduction
Analog electrons introduction
 
BEEME UNIT IV.ppt
BEEME UNIT IV.pptBEEME UNIT IV.ppt
BEEME UNIT IV.ppt
 
Theory of solids
Theory of solidsTheory of solids
Theory of solids
 
[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...
[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...
[FULL ANIMATED(Download to view)] Unbiased diode, Forward biased , reverse bi...
 
UNIT 1- Semiconductor diodes (3).pptx
UNIT 1- Semiconductor diodes (3).pptxUNIT 1- Semiconductor diodes (3).pptx
UNIT 1- Semiconductor diodes (3).pptx
 
Semiconductors
SemiconductorsSemiconductors
Semiconductors
 
PN JUNCTION DIODE IN PHYSICS PROJECT.pptx
PN JUNCTION DIODE IN PHYSICS PROJECT.pptxPN JUNCTION DIODE IN PHYSICS PROJECT.pptx
PN JUNCTION DIODE IN PHYSICS PROJECT.pptx
 
BEEE-UNIT 3.pdf
BEEE-UNIT 3.pdfBEEE-UNIT 3.pdf
BEEE-UNIT 3.pdf
 
unit-2.pdf
unit-2.pdfunit-2.pdf
unit-2.pdf
 
Mod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptxMod-1-CH01-Semiconductor-Diodes.pptx
Mod-1-CH01-Semiconductor-Diodes.pptx
 
Electronic devices
Electronic devicesElectronic devices
Electronic devices
 
BEE introduction slides
BEE introduction slidesBEE introduction slides
BEE introduction slides
 

Recently uploaded

English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
BrazilAccount1
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
ML for identifying fraud using open blockchain data.pptx
ML for identifying fraud using open blockchain data.pptxML for identifying fraud using open blockchain data.pptx
ML for identifying fraud using open blockchain data.pptx
Vijay Dialani, PhD
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 

Recently uploaded (20)

English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
ML for identifying fraud using open blockchain data.pptx
ML for identifying fraud using open blockchain data.pptxML for identifying fraud using open blockchain data.pptx
ML for identifying fraud using open blockchain data.pptx
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 

BEEIE UNIT IV PPT.ppt

  • 1. 1 Mrs.R.DEEBIKA, Assistant Professor/EEE, Kongunadu College of Engineering and Technology 20BE204-BASIC ELECTRICAL, ELECTRONICS AND INSTRUMENTATION ENGINEERING Unit IV Electronic Devices and Circuits
  • 2. Unit IV Electronic Devices and Circuits  PN Junction – Forward and Reverse Bias – Zener Diode – Bipolar Junction Transistor – Characteristics -Introduction to operational Amplifier: Inverting Amplifier – Non Inverting Amplifier.
  • 3. ENERGY BAND STUCTURES AND CONDUCTION IN INSULATORS, SEMICONDUCTORS AND METALS  A very poor conductor of electricity is called an insulator; an excellent conductor is a metal; and a material whose conductivity lies between these two extremes is a semiconductor.  A material may be classified as one of these three depending upon its energy-band structure.
  • 4. ENERGY BAND STUCTURES AND CONDUCTION IN INSULATORS, SEMICONDUCTORS AND METALS
  • 5. ENERGY BAND STUCTURES AND CONDUCTION IN INSULATORS, SEMICONDUCTORS AND METALS  An INSULATOR is a material having extremely poor electrical conductivity.  The forbidden energy gap is large.  Hence no electrical conduction is possible.  Number of free electrons in an insulator is very small, roughly about 107 electrons/m3.
  • 6. ENERGY BAND STUCTURES AND CONDUCTION IN INSULATORS, SEMICONDUCTORS AND METALS  The conduction in METALS is only due to the electrons.  A metal has overlapping valence and conduction bands.  VB is only partially filled and the CB extends beyond the upper end of filled valence band.
  • 7. Classification of Semiconductor 1. Intrinsic Semiconductor(Pure) 2. Extrinsic Semiconductor(Impure) Intrinsic Semiconductor A semiconductor in an extremely pure form is known as Intrinsic semiconductor. The silicon(Si) and germanium(Ge) are two important intrinsic semiconductors. A missing electron in the valence band leaves a vacant space there, which is known as a hole. Holes also contribute to electric current.
  • 8. In an intrinsic semiconductor, even at room temperature, electron- hole pair are created. When an electric field is applied across an intrinsic semiconductor, the current conduction takes place due to free electrons and holes.
  • 9. Extrinsic Semiconductor The current conduction capability of intrinsic semiconductor should be increased and this can achieved by adding a small amount of impurity.
  • 10.  This can be achieved by adding a small amount of impurity to the intrinsic semiconductor, so that it becomes impure or extrinsic semiconductor. This process of adding impurity is known as doping.  Depending upon the type of impurity added, extrinsic semiconductors can be divided in to two types. 1. N – type semiconductor. 2. P – type semiconductor. N – Type Semiconductor  A small amount of pentavalent impurities such as arsenic, antimony or phosphorus is added to the pure semiconductor (germanium or silicon crystal) to get N-type semiconductor.
  • 11.  With the addition of pentavalent impurity a large number of free electrons are made available in the conduction band thereby increasing the conductivity of N – type semiconductor. As a result of doping, the number of free electrons far exceeds the number of holes in N – type semiconductor.
  • 12. P-Type semiconductor A small amount of trivalent impurity such as aluminium or boron is added to the pure semiconductor to get the p- type semiconductor. The addition of trivalent impurity a large number of holes are made available in the valence band. These positively charged holes increase the conductivity of P-type semiconductor.
  • 13.  As the number of holes is very much greater than the number of free electrons in a P-type material, holes are termed as majority carriers and electrons as minority carriers. Conductivity of Semiconductor  In a pure semiconductor, the number of holes is equal to the number of electrons. Thermal agitation continues to produce new electron hole pairs and the electron hole pair disappears because of recombination.  With each electron-hole pair created, two charge carrying particles are formed. One is negative which is free electron with mobility. The other is positive i.e., the hole with mobility.
  • 14. PN Junction Diode In a piece of semiconductor material, if one half is doped by P-type impurity and the other half is doped by N-type impurity, a PN junction is formed. The plane dividing the two halves or zones is called PN junction. The N-type material has high concentration of free electrons, while P-type material has high concentration of holes. At the junction there is a tendency for the free electrons to diffuse over to the P-side and holes to the N-side. This process is called diffusion. Anode Cathode
  • 15. V–I Characteristics of a diode under forward bias The V–I characteristics of a PN unction diode are shown below
  • 16.  As the forward voltage is increased, for < , the forward current is almost zero (region OA) because the potential barrier prevents the holes from P-region and electrons from N-region to flow across the depletion region in the opposite direction.  For > , the potential barrier at the junction completely disappears and hence, the holes cross the junction from P- type to N-type and the electrons cross the junction in the opposite direction, resulting in relatively large current flow in the external circuit. Under Reverse Bias Condition  When the negative terminal of the battery is connected to the P-type and positive terminal of the battery is connected to the N-type of the PN junction, the bias applied is known as reverse bias.
  • 17. Operation A holes which form the majority carriers of the P-side move towards the negative terminal of the battery and electrons which form the majority carrier of the N-side are attracted towards the positive terminal of the battery. Electrons forming covalent bonds of the semiconductor atoms in the P- and N-type regions may absorb sufficient energy from heat and light to cause breaking of some covalent bonds.
  • 18.  Under the reverse bias condition, the thermally generated holes in the P-region are attracted towards the negative terminal of the battery and the electrons in the N-region are attracted towards the positive terminal of the battery.  The minority carriers, electrons in the P-region and holes in the N- region, wander over to the junction and flow towards their majority carrier side giving rise to a small reverse current. This current is known as reverse saturation current.  The V-I characteristics under reverse bias
  • 19.  The magnitude of reverse saturation current mainly depends upon junction temperature because the major source of minority carriers is thermally broken covalent bonds.  The reverse voltage at which the junction breakdown occurs is known as Breakdown Voltage.
  • 20. PN Diode Applications Rectifiers in D.C. power supplies. Switch in digital logic circuits used in computers. Clamping network used as D.C. restorer in TV receivers and voltage multipliers. Clipping circuits used as wave shaping circuits used in computers, radars, radio and TV receivers. Demodulation (detector) circuits.
  • 21. Zener Diode Equivalent Circuit of Zener Diode Model
  • 23. V-I Characteristics of Zener Diode  Zener diodes are manufactured to have a very low reverse bias breakdown voltage  Since the breakdown at the zener voltage is so sharp, these devices are often used in voltage regulators to provide precise voltage references. The actual zener voltage is device dependent. For example, you can buy a 6V zener diode.
  • 24. Breakdown in PN Junction Diodes The diode equation predicts that, under reverse bias conditions, a small constant current, the saturation current, k , flows due to minority carriers, which is independent of the magnitude of the bias voltage.
  • 25. BIPOLAR JUNCTION TRANSISTOR Introduction  A Bipolar Junction Transistor (BJT) is a three terminal semiconductor device in which the operation depends on the interaction of both majority and minority carriers and hence the name bipolar.  BJT is used in amplifier and oscillatory circuits, and as a switch in digital circuits.  It has wide application in computers, satellites and other modern communication systems.
  • 26. CONSTRUCTION  The BJT consists of a silicon (or germanium) crystal in which a thin layer of N-type silicon is sandwiched between two layers of P-type silicon. This transistor is referred to as PNP.  Two types of BJT are NPN and PNP transistor.
  • 27.  The three portions of the transistor are Emitter, Base and Collector, shown as E, B and C, respectively. The arrow on the emitter specifies the direction of current flow when the EB junction is forward biased.
  • 28. TRANSISTOR BIASING  The emitter-base junction is forward biased and collector-base junction is reverse biased. Due to the forward bias on the emitter-base junction an emitter current flows through the base into the collector. Though, the collector-base junction is reverse biased, almost the entire emitter current flows through the collector circuit.
  • 29. OPERATION OF NPN TRANSISTOR  The forward bias applied to the emitter base junction causes a lot of electrons from the emitter region to crossover to the base region.  The base is lightly doped with P-type impurity, the number of holes in the base region is very small and hence the number of electrons that combine with holes in the P-type base region is also very small. Hence a few electrons combine with holes to constitute a base current.  The remaining electrons crossover in to collector region to constitute a collector current.  Base and collector current summed up i.e.,
  • 30. The magnitude of emitter current related by OPERATION OF PNP TRANSISTOR • The forward bias applied to the emitter – base junction of a PNP transistor causes a lot of holes from the emitter region to crossover to the base region as the base is lightly doped with N – types impurity.
  • 31.  A few holes combined with electrons to constitute a base current and remaining holes crossover in to the collector region to constitute a collector current.  Collector and base current summed up i.e.,  The magnitude of emitter current are related by
  • 32. Types of Configuration  The transistor has input, output and common to input and output terminal. A transistor can be connected in three configurations. i. CB configuration. ii. CE configuration. iii.CC configuration.
  • 33. CB configuration In this configuration, emitter is the input terminal, collector is the output terminal and base is the common terminal. Input Characteristics To determine the input characteristics, the collector-base voltage is kept constant at zero. The emitter current is increased from zero in suitable equal steps by increasing .
  • 34. • When collector base voltage is equal to zero and the emitter-base junction is forward biased as shown in the characteristics, the junction behaves as a forward biased diode so that emitter current increases rapidly with small increase in emitter-base voltage. • When collector base voltage is increased keeping emitter base voltage constant, the width of the base region will decrease.
  • 35. Output characteristics  To determine the output characteristics, the emitter current is kept constant at a suitable value by adjusting the emitter-base voltage. Then collector base voltage is increased in suitable equal steps and the collector current is noted for each value of emitter current.
  • 36. Saturation Region  Collector Base voltage VCB is negative.  CB junction is forward biased and a small change in VCB results in larger variation in collector current. Active Region  Collector current is almost constant  EB – Forward biased  CB- Reverse biased Cut off region IE =0, Both junction are reverse biased
  • 37. CE configuration Input characteristics To determine the input characteristics, the collector to emitter voltage is kept constant at zero volt and base current is increased from zero in equal steps by increasing base emitter voltage in the below circuit.
  • 38.  The value of base emitter voltage is noted for each setting of base current. This procedure is repeated for higher fixed values of and the curves of . are drawn. The input characteristics thus obtained are shown below.
  • 39. Output characteristics  To determine the output characteristics, the base current is kept constant at a suitable value by adjusting base-emitter voltage,  The magnitude of collector-emitter voltage is increased in suitable equal steps from zero and the collector current is noted for each setting
  • 41. Input characteristics To determine the input characteristics, is kept at a suitable fixed value. The base-collector voltage is increased in equal steps and the corresponding increase in is noted.
  • 42. Output characteristics The output characteristics are the same as those of the common emitter configuration.
  • 43. FIELD EFFECT TRANSISTORS Introduction  The FET is a device in which the flow of current through the conducting region is controlled by an electric field. Hence the name Field Effect Transistor (FET). It is also said to be unipolar device. The FET can be classified into two types. a) Junction FET(JFET) b) Metal Oxide Semiconductor FET(MOSFET) or Insulated Gate FET (IGFET)or Metal Oxide Silicon Transistor(MOST). JFET has been classified in to two types 1. N-channel JFET with electrons as the majority carriers. 2. P-Channel JFET with holes as the majority carriers.
  • 44. Construction of N-channel JET It has N-type bar which is made of silicon. Ohmic contacts are made at the two ends of the bar are called drain and source. Source (S) This terminal is connected to the negative pole of the battery. Electrons which are the majority carriers in the N-type bar enter the bar through this terminal. Drain (D) This terminal is connected to the positive pole of the battery. The majority carriers leave the bar through this terminal.
  • 45. Gate (G) Heavily doped P-type silicon is diffused on both sides of the N- type silicon bar by which PN junctions are formed. These layers are joined together called Gate. Channel The space between gate through which majority carriers pass.
  • 47. Circuit Symbols and notations
  • 50. i. As is increased from zero, increases along OP, and the rate of increases of with decreases as shown below ii. When becomes maximum. When is increased beyond the length of the pinch-off or saturation region increases. Drain Characteristics
  • 51.  When is negative and is increased, the gate is maintained at a negative voltage less than the negative cut-off voltage, the reverse voltage across the junction is increased.  The drain current is controlled by the electric field that extends into the channel due to reverse biased voltage applied to the gate. Hence, this device known as Field Effect Transistor.
  • 54. Enhancement MOSFET Construction The construction of an N-channel enhancement MOSFET is shown below
  • 55.  Two highly doped regions are diffused in a lightly doped substrate of P-type silicon substrate. One region is called the source S and the other one is called the drain D.  The metal area of the gate, in conjunction with the insulating oxide layer of and the semiconductor channel forms a parallel plate capacitor. This device is called the insulated gate FET. Operation  If the substrate is grounded and a positive voltage is applied at the gate, the positive charge on G induces an equal negative charge on the substrate side between the source and drain regions.  The direction of the electric field is perpendicular to the plates of the capacitor through the oxide.
  • 56.  The negative charge of electrons which are minority carriers in the P-type substrate forms an inversion layer.  The drain current is enhanced by the positive gate voltage as shown
  • 57. Depletion MOSFET The construction of an N-channel depletion MOSFET and circuit symbol for an N-channel and a P-channel depletion MOSFET are shown below
  • 58. The drain D at a positive potential with respect to the source, the electrons (majority carriers) flow through the N-channel from S to D. The introduction of the positive charge causes depletion of mobile electrons in the channel. Thus a depletion region is produced in the channel.
  • 59.  The depletion MOSFET may also be operated in an enhancement mode. It is only necessary to apply a positive gate voltage so that negative charges are induced into the N-type channel.  As the depletion MOSFET can be operated with bipolar input signals irrespective of doping of the channel, it is also called as dual mode MOSFET.
  • 64. Block Diagram of Operational Amplifier
  • 69. Non - Inverting Amplifier
  • 70. Digital to Analog Converters
  • 71. Digital to Analog Converters
  • 74. R – 2R Ladder
  • 75. R – 2R Ladder
  • 76. R – 2R Ladder
  • 77. Equivalent circuit of practical op-Amp

Editor's Notes

  1. However in an insulator, the additional energy which may ordinarily be given to an electron is, in general, much smaller than this high value of forbidden energy gap.
  2. VB : Valence band CB : Conduction band