1. For constant clock dividers, Synplify's "fix gated clock" option fixes the clock tree to a single clock and clock enables. 2. For dynamic dividers, special RTL is needed to work with the "fix gated clock" option. 3. DesignWare IP synthesizes best in FPGAs with Synplify Premier, which is more FPGA-friendly than other tools.