SlideShare a Scribd company logo
1 of 35
Module-II
Logic Gates & Logic Families
9/10/2018 Amit Nevase 1
Basics…..
Logic gates are the fundamental building blocks
of digital systems.
The name logic gate is derived from the ability
of such devices to make decisions, in the sense
that it produces one output level when some
combinations of input levels are present
9/10/2018 Amit Nevase 2
Basics…..
 Inputs & Outputs for Logic Circuits
Input & Output of logic gates can occur only in
two levels.
HIGH
True
ON
1
LOW
False
OFF
0
9/10/2018 Amit Nevase 3
Basics…..
 Truth Table
 A table which lists all the possible combinations of input variables
and the corresponding outputs is called a “TruthTable”.
 It shows how the logic circuits output responds to various
combinations of logic levels at theinputs
2
3
Switches in parallel => OR
9/10/2018 Amit Nevase
Switch 1 Switch 2 Output
OFF OFF OFF
OFF ON GLOW
ON OFF GLOW
ON ON GLOW
Logic Gates
Logic Gates
Basic Gates Universal Gates Special Purpose Gates
AND Gate
OR Gate
NOT Gate
NAND Gate
NOR Gate
Ex-OR Gate
Ex-NOR Gate
9/10/2018 Amit Nevase 5
AND Gate
An AND gate has two or more inputs but only
one output.
The output assumes the logic 1 state, when
both inputs are at logic 1 state.
The output assumes the logic 0 state even if one
of its inputs is at logic 0 state.
9/10/2018 Amit Nevase 27
A
B
Y=A.B
Logic Symbol
Inputs Output
A B Y=A.B
0 0 0
9/10/2018 Amit Nevase 7
A
B
Y=A.B
0
0
0
AND Gate
Inputs Output
A B Y=A.B
0 0 0
0 1 0
9/10/2018 Amit Nevase 8
A
B
Y=A.B
0
0
1
AND Gate
Inputs Output
A B Y=A.B
0 0 0
0 1 0
1 0 0
9/10/2018 Amit Nevase 9
A
B
Y=A.B
0
1
0
AND Gate
Inputs Output
A B Y=A.B
0 0 0
0 1 0
1 0 0
1 1 1
9/10/2018 Amit Nevase 10
A
B
Y=A.B
1
1
1
AND Gate
3 - Input AND Gate
A
B
Y1=A.B
Y=Y1.C
=A.B.C
C
A
B
C
9/10/2018 Amit Nevase 11
Y=A.B.C
Input Output
Y=A.B.C
A B C Y
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
Truth Table : 3 – Input AND Gate
3 – Input AND Gate using 2 – Input AND Gate
Symbol : 3 – Input AND Gate
OR Gate
An OR gate has two or more inputs but only one
output.
The output assumes the logic 1 state, when
even if one of its inputs is in logic 1 state.
The output assumes the logic 0 state only when
both the inputs are in logic 0 state.
9/10/2018 Amit Nevase 47
A
B
Y=A+B
Logic Symbol
Inputs Output
A B Y=A+B
0 0 0
A
B
Y=A+B
0
0
0
OR Gate
9/10/2018 Amit Nevase 13
Inputs Output
A B Y=A+B
0 0 0
0 1 1
A
B
Y=A+B
1
0
1
OR Gate
9/10/2018 Amit Nevase 14
Inputs Output
A B Y=A+B
0 0 0
0 1 1
1 0 1
A
B
Y=A+B
1
1
0
OR Gate
9/10/2018 Amit Nevase 15
Inputs Output
A B Y=A+B
0 0 0
0 1 1
1 0 1
1 1 1
A
B
Y=A+B
1
1
1
OR Gate
9/10/2018 Amit Nevase 16
Three Input OR Gate
A
B
Y1=A+B
Y=Y1+C
9/10/2018 Amit Nevase 17
=A+B
C
Symbol : 3 – Input OR Gate
A
B
C
Input Output
Y=A+B+C
A B C Y
0 0 0 0
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
Truth Table : 3 – Input OR Gate
3 – Input OR Gate using 2 – Input OR Gate
Y=A+B+C
NOT Gate (Inverter)
9/10/2018 Amit Nevase 64
A
A NOT gate, also called inverter, has only one input
and of course only one output.
It is a device whose output is always the
complement of its input.
That is, the output of a NOT gate assumes the logic
1 state when its input is in logic 0 state and vice
versa.

YA
Logic Symbol
NOT Gate
A
0

9/10/2018 Amit Nevase 19
YA
1
Input Output
A

Y A
0 1
NOT Gate
A
1

9/10/2018 Amit Nevase 20
YA
0
Input Output
A

Y A
0 1
1 0
Universal Gates (NAND and NOR Gate)
NAND and NOR gates are Universal Gates.
Both NAND and NOR gates can perform all the
three basic logic functions (AND, OR and NOT).
Therefore, AOI logic can be converted to NAND
logic or NOR logic
9/10/2018 Amit Nevase 21
NAND Gate
NAND means NOT AND i.e. AND output is inverted.
So NAND gate is a combination of an AND gate and
a NOT gate.
A
B
A.B
AB A.B
A
B
NAND Gate
AND Gate NOT Gate
9/10/2018 Amit Nevase 22
NAND Gate
The output is logic 0 level, only when all the
inputs are logic 1 level.
For any other combination of inputs, the output
is a logic 1 level.
A
B
Y  A.B
9/10/2018 Amit Nevase 23
Logic Symbol
NAND Gate
A
B
0
0
Y  A.B
1
Inputs Output
A B
Y  A.B
0 0 1
9/10/2018 Amit Nevase 24
NAND Gate
A
B
0
1
Y  A.B
1
Inputs Output
A B
Y  A.B
0 0 1
0 1 1
9/10/2018 Amit Nevase 25
NAND Gate
A
B
1
0
Y  A.B
1
Inputs Output
A B
Y  A.B
0 0 1
0 1 1
1 0 1
9/10/2018 Amit Nevase 26
NAND Gate
A
B
1
1
Y  A.B
0
Inputs Output
A B
Y  A.B
0 0 1
0 1 1
1 0 1
1 1 0
9/10/2018 Amit Nevase 27
3 - Input NAND Gate
A
B
C
Y  A.B.C
9/10/2018 Amit Nevase 28
INPUT OUTPUT
A B C Y
0 0 0 1
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0
NOR Gate
 NOR means NOT OR i.e. OR output is inverted.
So NOR gate is a combination of an OR gate and
a NOT gate.
NOR Gate
A
B
YAB
OR Gate
A
B
AB
NOT Gate
AB
9/10/2018 Amit Nevase 29
NOR Gate
The output is logic 1 level, only when all the
inputs are logic 0 level.
For any other combination of inputs, the output
is a logic 0 level.
Logic Symbol
A
B
YAB
9/10/2018 Amit Nevase 30
NOR Gate
A
B
0
0
YAB
1
Inputs Output
A B
YAB
0 0 1
9/10/2018 Amit Nevase 31
NOR Gate
A
B
0
1
YAB
0
Inputs Output
A B
YAB
0 0 1
0 1 0
9/10/2018 Amit Nevase 32
NOR Gate
A
B
1
0
YAB
0
Inputs Output
A B
YAB
0 0 1
0 1 0
1 0 0
9/10/2018 Amit Nevase 33
NOR Gate
A
B
1
1
YAB
0
Inputs Output
A B
YAB
0 0 1
0 1 0
1 0 0
1 1 0
9/10/2018 Amit Nevase 34
3 – Input NOR Gate
A
B
C
Y  A  B  C
INPUT OUTPUT
A B C Y
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 0
9/10/2018 Amit Nevase 35

More Related Content

Similar to logic gates.pptx

08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa1608 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
John Todora
 
Digital Comprator
Digital CompratorDigital Comprator
Digital Comprator
suraj829
 

Similar to logic gates.pptx (20)

Edc
EdcEdc
Edc
 
logic gates
logic gateslogic gates
logic gates
 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
 
Chap 3
Chap 3Chap 3
Chap 3
 
Cit 1101 lec 03
Cit 1101 lec 03Cit 1101 lec 03
Cit 1101 lec 03
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
Assignment#1a
Assignment#1aAssignment#1a
Assignment#1a
 
logic gates By ZAK
logic gates By ZAKlogic gates By ZAK
logic gates By ZAK
 
Logic gates 07 11-2014
Logic gates 07 11-2014Logic gates 07 11-2014
Logic gates 07 11-2014
 
Logic gates and logic circuits
Logic gates and logic circuitsLogic gates and logic circuits
Logic gates and logic circuits
 
chapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for universitychapter3.pptx electrical engineering for university
chapter3.pptx electrical engineering for university
 
unit 3.pptx
unit 3.pptxunit 3.pptx
unit 3.pptx
 
Digital Logic Design
Digital Logic DesignDigital Logic Design
Digital Logic Design
 
Nand gate
Nand gateNand gate
Nand gate
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
DOC-20240203-WA0000.pptx
DOC-20240203-WA0000.pptxDOC-20240203-WA0000.pptx
DOC-20240203-WA0000.pptx
 
investagatory PHYSICS-LOGIC GATES
investagatory PHYSICS-LOGIC GATESinvestagatory PHYSICS-LOGIC GATES
investagatory PHYSICS-LOGIC GATES
 
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa1608 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
 
Digital Comprator
Digital CompratorDigital Comprator
Digital Comprator
 

More from aravind649229 (6)

Load curve notes.pdf
Load curve notes.pdfLoad curve notes.pdf
Load curve notes.pdf
 
Hydro plant.docx
Hydro plant.docxHydro plant.docx
Hydro plant.docx
 
BPS-UNIT -I (TPS).pptx
BPS-UNIT -I (TPS).pptxBPS-UNIT -I (TPS).pptx
BPS-UNIT -I (TPS).pptx
 
circuits topology.pptx
circuits topology.pptxcircuits topology.pptx
circuits topology.pptx
 
AC Fundamentals.pdf
AC Fundamentals.pdfAC Fundamentals.pdf
AC Fundamentals.pdf
 
Unit-III.pptx
Unit-III.pptxUnit-III.pptx
Unit-III.pptx
 

Recently uploaded

會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文
會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文
會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文
中 央社
 

Recently uploaded (20)

TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...
TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...
TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...
 
Mattingly "AI & Prompt Design: Named Entity Recognition"
Mattingly "AI & Prompt Design: Named Entity Recognition"Mattingly "AI & Prompt Design: Named Entity Recognition"
Mattingly "AI & Prompt Design: Named Entity Recognition"
 
An Overview of the Odoo 17 Knowledge App
An Overview of the Odoo 17 Knowledge AppAn Overview of the Odoo 17 Knowledge App
An Overview of the Odoo 17 Knowledge App
 
ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH FORM 50 CÂU TRẮC NGHI...
ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH FORM 50 CÂU TRẮC NGHI...ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH FORM 50 CÂU TRẮC NGHI...
ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH FORM 50 CÂU TRẮC NGHI...
 
FICTIONAL SALESMAN/SALESMAN SNSW 2024.pdf
FICTIONAL SALESMAN/SALESMAN SNSW 2024.pdfFICTIONAL SALESMAN/SALESMAN SNSW 2024.pdf
FICTIONAL SALESMAN/SALESMAN SNSW 2024.pdf
 
Analyzing and resolving a communication crisis in Dhaka textiles LTD.pptx
Analyzing and resolving a communication crisis in Dhaka textiles LTD.pptxAnalyzing and resolving a communication crisis in Dhaka textiles LTD.pptx
Analyzing and resolving a communication crisis in Dhaka textiles LTD.pptx
 
8 Tips for Effective Working Capital Management
8 Tips for Effective Working Capital Management8 Tips for Effective Working Capital Management
8 Tips for Effective Working Capital Management
 
PSYPACT- Practicing Over State Lines May 2024.pptx
PSYPACT- Practicing Over State Lines May 2024.pptxPSYPACT- Practicing Over State Lines May 2024.pptx
PSYPACT- Practicing Over State Lines May 2024.pptx
 
When Quality Assurance Meets Innovation in Higher Education - Report launch w...
When Quality Assurance Meets Innovation in Higher Education - Report launch w...When Quality Assurance Meets Innovation in Higher Education - Report launch w...
When Quality Assurance Meets Innovation in Higher Education - Report launch w...
 
diagnosting testing bsc 2nd sem.pptx....
diagnosting testing bsc 2nd sem.pptx....diagnosting testing bsc 2nd sem.pptx....
diagnosting testing bsc 2nd sem.pptx....
 
Trauma-Informed Leadership - Five Practical Principles
Trauma-Informed Leadership - Five Practical PrinciplesTrauma-Informed Leadership - Five Practical Principles
Trauma-Informed Leadership - Five Practical Principles
 
會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文
會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文
會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文會考英文
 
24 ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH SỞ GIÁO DỤC HẢI DƯ...
24 ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH SỞ GIÁO DỤC HẢI DƯ...24 ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH SỞ GIÁO DỤC HẢI DƯ...
24 ĐỀ THAM KHẢO KÌ THI TUYỂN SINH VÀO LỚP 10 MÔN TIẾNG ANH SỞ GIÁO DỤC HẢI DƯ...
 
Basic Civil Engineering notes on Transportation Engineering & Modes of Transport
Basic Civil Engineering notes on Transportation Engineering & Modes of TransportBasic Civil Engineering notes on Transportation Engineering & Modes of Transport
Basic Civil Engineering notes on Transportation Engineering & Modes of Transport
 
Improved Approval Flow in Odoo 17 Studio App
Improved Approval Flow in Odoo 17 Studio AppImproved Approval Flow in Odoo 17 Studio App
Improved Approval Flow in Odoo 17 Studio App
 
AIM of Education-Teachers Training-2024.ppt
AIM of Education-Teachers Training-2024.pptAIM of Education-Teachers Training-2024.ppt
AIM of Education-Teachers Training-2024.ppt
 
MOOD STABLIZERS DRUGS.pptx
MOOD     STABLIZERS           DRUGS.pptxMOOD     STABLIZERS           DRUGS.pptx
MOOD STABLIZERS DRUGS.pptx
 
Including Mental Health Support in Project Delivery, 14 May.pdf
Including Mental Health Support in Project Delivery, 14 May.pdfIncluding Mental Health Support in Project Delivery, 14 May.pdf
Including Mental Health Support in Project Delivery, 14 May.pdf
 
ESSENTIAL of (CS/IT/IS) class 07 (Networks)
ESSENTIAL of (CS/IT/IS) class 07 (Networks)ESSENTIAL of (CS/IT/IS) class 07 (Networks)
ESSENTIAL of (CS/IT/IS) class 07 (Networks)
 
Graduate Outcomes Presentation Slides - English (v3).pptx
Graduate Outcomes Presentation Slides - English (v3).pptxGraduate Outcomes Presentation Slides - English (v3).pptx
Graduate Outcomes Presentation Slides - English (v3).pptx
 

logic gates.pptx

  • 1. Module-II Logic Gates & Logic Families 9/10/2018 Amit Nevase 1
  • 2. Basics….. Logic gates are the fundamental building blocks of digital systems. The name logic gate is derived from the ability of such devices to make decisions, in the sense that it produces one output level when some combinations of input levels are present 9/10/2018 Amit Nevase 2
  • 3. Basics…..  Inputs & Outputs for Logic Circuits Input & Output of logic gates can occur only in two levels. HIGH True ON 1 LOW False OFF 0 9/10/2018 Amit Nevase 3
  • 4. Basics…..  Truth Table  A table which lists all the possible combinations of input variables and the corresponding outputs is called a “TruthTable”.  It shows how the logic circuits output responds to various combinations of logic levels at theinputs 2 3 Switches in parallel => OR 9/10/2018 Amit Nevase Switch 1 Switch 2 Output OFF OFF OFF OFF ON GLOW ON OFF GLOW ON ON GLOW
  • 5. Logic Gates Logic Gates Basic Gates Universal Gates Special Purpose Gates AND Gate OR Gate NOT Gate NAND Gate NOR Gate Ex-OR Gate Ex-NOR Gate 9/10/2018 Amit Nevase 5
  • 6. AND Gate An AND gate has two or more inputs but only one output. The output assumes the logic 1 state, when both inputs are at logic 1 state. The output assumes the logic 0 state even if one of its inputs is at logic 0 state. 9/10/2018 Amit Nevase 27 A B Y=A.B Logic Symbol
  • 7. Inputs Output A B Y=A.B 0 0 0 9/10/2018 Amit Nevase 7 A B Y=A.B 0 0 0 AND Gate
  • 8. Inputs Output A B Y=A.B 0 0 0 0 1 0 9/10/2018 Amit Nevase 8 A B Y=A.B 0 0 1 AND Gate
  • 9. Inputs Output A B Y=A.B 0 0 0 0 1 0 1 0 0 9/10/2018 Amit Nevase 9 A B Y=A.B 0 1 0 AND Gate
  • 10. Inputs Output A B Y=A.B 0 0 0 0 1 0 1 0 0 1 1 1 9/10/2018 Amit Nevase 10 A B Y=A.B 1 1 1 AND Gate
  • 11. 3 - Input AND Gate A B Y1=A.B Y=Y1.C =A.B.C C A B C 9/10/2018 Amit Nevase 11 Y=A.B.C Input Output Y=A.B.C A B C Y 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 Truth Table : 3 – Input AND Gate 3 – Input AND Gate using 2 – Input AND Gate Symbol : 3 – Input AND Gate
  • 12. OR Gate An OR gate has two or more inputs but only one output. The output assumes the logic 1 state, when even if one of its inputs is in logic 1 state. The output assumes the logic 0 state only when both the inputs are in logic 0 state. 9/10/2018 Amit Nevase 47 A B Y=A+B Logic Symbol
  • 13. Inputs Output A B Y=A+B 0 0 0 A B Y=A+B 0 0 0 OR Gate 9/10/2018 Amit Nevase 13
  • 14. Inputs Output A B Y=A+B 0 0 0 0 1 1 A B Y=A+B 1 0 1 OR Gate 9/10/2018 Amit Nevase 14
  • 15. Inputs Output A B Y=A+B 0 0 0 0 1 1 1 0 1 A B Y=A+B 1 1 0 OR Gate 9/10/2018 Amit Nevase 15
  • 16. Inputs Output A B Y=A+B 0 0 0 0 1 1 1 0 1 1 1 1 A B Y=A+B 1 1 1 OR Gate 9/10/2018 Amit Nevase 16
  • 17. Three Input OR Gate A B Y1=A+B Y=Y1+C 9/10/2018 Amit Nevase 17 =A+B C Symbol : 3 – Input OR Gate A B C Input Output Y=A+B+C A B C Y 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 1 Truth Table : 3 – Input OR Gate 3 – Input OR Gate using 2 – Input OR Gate Y=A+B+C
  • 18. NOT Gate (Inverter) 9/10/2018 Amit Nevase 64 A A NOT gate, also called inverter, has only one input and of course only one output. It is a device whose output is always the complement of its input. That is, the output of a NOT gate assumes the logic 1 state when its input is in logic 0 state and vice versa.  YA Logic Symbol
  • 19. NOT Gate A 0  9/10/2018 Amit Nevase 19 YA 1 Input Output A  Y A 0 1
  • 20. NOT Gate A 1  9/10/2018 Amit Nevase 20 YA 0 Input Output A  Y A 0 1 1 0
  • 21. Universal Gates (NAND and NOR Gate) NAND and NOR gates are Universal Gates. Both NAND and NOR gates can perform all the three basic logic functions (AND, OR and NOT). Therefore, AOI logic can be converted to NAND logic or NOR logic 9/10/2018 Amit Nevase 21
  • 22. NAND Gate NAND means NOT AND i.e. AND output is inverted. So NAND gate is a combination of an AND gate and a NOT gate. A B A.B AB A.B A B NAND Gate AND Gate NOT Gate 9/10/2018 Amit Nevase 22
  • 23. NAND Gate The output is logic 0 level, only when all the inputs are logic 1 level. For any other combination of inputs, the output is a logic 1 level. A B Y  A.B 9/10/2018 Amit Nevase 23 Logic Symbol
  • 24. NAND Gate A B 0 0 Y  A.B 1 Inputs Output A B Y  A.B 0 0 1 9/10/2018 Amit Nevase 24
  • 25. NAND Gate A B 0 1 Y  A.B 1 Inputs Output A B Y  A.B 0 0 1 0 1 1 9/10/2018 Amit Nevase 25
  • 26. NAND Gate A B 1 0 Y  A.B 1 Inputs Output A B Y  A.B 0 0 1 0 1 1 1 0 1 9/10/2018 Amit Nevase 26
  • 27. NAND Gate A B 1 1 Y  A.B 0 Inputs Output A B Y  A.B 0 0 1 0 1 1 1 0 1 1 1 0 9/10/2018 Amit Nevase 27
  • 28. 3 - Input NAND Gate A B C Y  A.B.C 9/10/2018 Amit Nevase 28 INPUT OUTPUT A B C Y 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0
  • 29. NOR Gate  NOR means NOT OR i.e. OR output is inverted. So NOR gate is a combination of an OR gate and a NOT gate. NOR Gate A B YAB OR Gate A B AB NOT Gate AB 9/10/2018 Amit Nevase 29
  • 30. NOR Gate The output is logic 1 level, only when all the inputs are logic 0 level. For any other combination of inputs, the output is a logic 0 level. Logic Symbol A B YAB 9/10/2018 Amit Nevase 30
  • 31. NOR Gate A B 0 0 YAB 1 Inputs Output A B YAB 0 0 1 9/10/2018 Amit Nevase 31
  • 32. NOR Gate A B 0 1 YAB 0 Inputs Output A B YAB 0 0 1 0 1 0 9/10/2018 Amit Nevase 32
  • 33. NOR Gate A B 1 0 YAB 0 Inputs Output A B YAB 0 0 1 0 1 0 1 0 0 9/10/2018 Amit Nevase 33
  • 34. NOR Gate A B 1 1 YAB 0 Inputs Output A B YAB 0 0 1 0 1 0 1 0 0 1 1 0 9/10/2018 Amit Nevase 34
  • 35. 3 – Input NOR Gate A B C Y  A  B  C INPUT OUTPUT A B C Y 0 0 0 1 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 0 9/10/2018 Amit Nevase 35