SlideShare a Scribd company logo
1 of 20
Download to read offline
Synchronous Sequential Logic
D.R.V.L.B Thambawita
October 22, 2017
D.R.V.L.B Thambawita Synchronous Sequential Logic
https://sites.google.com/view/vajira-thambawita/leaning-materials/slides
Introduction
Hand-held devices, cell phones, navigation receivers, personal
computers, digital cameras, personal media players, and
virtually all electronic consumer products have the ability to
send, receive, store, retrieve, and process information
represented in a binary format.
The technology enabling and supporting these devices is
critically dependent on electronic components that can store
information, i.e., have memory.
Sequential circuits, however, act as storage elements and have
memory. They can store, retain, and then retrieve information
when needed at a later time.
D.R.V.L.B Thambawita Synchronous Sequential Logic
Sequential Circuits
This consists of a combinational circuit to which storage
elements are connected to form a feedback path.
The storage elements are devices capable of storing binary
information.
The binary information stored in these elements at any given
time defines the state of the sequential circuit at that time.
The sequential circuit receives binary information from
external inputs that, together with the present state of the
storage elements, determine the binary value of the outputs.
D.R.V.L.B Thambawita Synchronous Sequential Logic
Sequential Circuits
The above block diagram demonstrates that the outputs in a
sequential circuit are a function not only of the inputs, but
also of the present state of the storage elements.
The next state of the storage elements is also a function
of external inputs and the present state.
A sequential circuit is specified by a time sequence of
inputs, outputs, and internal states .
D.R.V.L.B Thambawita Synchronous Sequential Logic
Sequential Circuits
There are two main types of sequential circuits, and their
classification is a function of the timing of their signals.
A synchronous sequential circuit is a system whose
behavior can be defined from the knowledge of its signals at
discrete instants of time.
he behavior of an asynchronous sequential circuit depends
upon the input signals at any instant of time and the order in
which the inputs change.
The storage elements commonly used in asynchronous
sequential circuits are time-delay devices.
The storage capability of a time-delay device varies with the
time it takes for the signal to propagate through the device.
An asynchronous sequential circuit may be regarded as a
combinational circuit with feedback.
D.R.V.L.B Thambawita Synchronous Sequential Logic
Synchronous Sequential Circuit
A synchronous sequential circuit employs signals that affect
the storage elements at only discrete instants of time.
Synchronization is achieved by a timing device called a clock
generator, which provides a clock signal having the form of a
periodic train of clock pulses .
D.R.V.L.B Thambawita Synchronous Sequential Logic
Synchronous Sequential Circuit
The clock pulses determine when computational activity will
occur within the circuit.
Other signals (external inputs and otherwise) determine what
changes will take place affecting the storage elements and the
outputs.
Synchronous sequential circuits that use clock pulses to
control storage elements are called clocked sequential
circuits.
They are called synchronous circuits because the activity
within the circuit and the resulting updating of stored values
is synchronized to the occurrence of clock pulses.
The storage elements (memory) used in clocked sequential
circuits are called flip flops. A flip-flop is a binary storage
device capable of storing one bit of information.
D.R.V.L.B Thambawita Synchronous Sequential Logic
Synchronous Sequential Circuit
The outputs are formed by a combinational logic function of
the inputs to the circuit or the values stored in the flip-flops
(or both).
The value that is stored in a flip-flop when the clock pulse
occurs is also determined by the inputs to the circuit or the
values presently stored in the flip-flop (or both).
D.R.V.L.B Thambawita Synchronous Sequential Logic
STORAGE ELEMENTS: LATCHES
A storage element in a digital circuit can maintain a binary
state indefinitely (as long as power is delivered to the circuit),
until directed by an input signal to switch states.
Storage elements that operate with signal levels (rather than
signal transitions) are referred to as latches; those controlled
by a clock transition are flip-flops .
Latches are said to be level sensitive devices; flip-flops are
edge-sensitive devices.
Although latches are useful for storing binary information and
for the design of asynchronous sequential circuits, they are not
practical for use as storage elements in synchronous sequential
circuits.
D.R.V.L.B Thambawita Synchronous Sequential Logic
SR Latch
SR latch with NOR gates
SR latch with NAND gates
D.R.V.L.B Thambawita Synchronous Sequential Logic
SR Latch
SR latch with control input
D.R.V.L.B Thambawita Synchronous Sequential Logic
D Latch (Transparent Latch)
One way to eliminate the undesirable condition of the
indeterminate state in the SR latch is to ensure that inputs S and R
are never equal to 1 at the same time. This is done in the D latch.
The D latch receives that designation from its ability to hold
data in its internal storage.
The output follows changes in the data input as long as the
enable input is asserted. This situation provides a path from
input D to the output, and for this reason, the circuit is often
called a transparent latch.
D.R.V.L.B Thambawita Synchronous Sequential Logic
Graphic symbols for latches
D.R.V.L.B Thambawita Synchronous Sequential Logic
STORAGE ELEMENTS: FLIP-FLOPS
The state of a latch or flip-flop is switched by a change in the
control input.
This momentary change is called a trigger, and the transition
it causes is said to trigger the flip-flop.
The problem with the latch is that it responds to a change in
the level of a clock pulse.
The key to the proper operation of a flip-flop is to trigger it
only during a signal transition .
D.R.V.L.B Thambawita Synchronous Sequential Logic
Edge-Triggered D Flip-Flop
The construction of a D flip-flop with two D latches and an
inverter
D.R.V.L.B Thambawita Synchronous Sequential Logic
Edge-Triggered D Flip-Flop
Another construction of an edge-triggered D flip-flop uses three
SR latches
D-type positive-edge-triggered flip-flop
D.R.V.L.B Thambawita Synchronous Sequential Logic
Edge-Triggered D Flip-Flop
Graphic symbol for edge-triggered D flip-flop
D.R.V.L.B Thambawita Synchronous Sequential Logic
JK flip-flop
The J input sets the flip-flop to 1, the K input resets it to 0, and
when both inputs are enabled, the output is complemented.
D.R.V.L.B Thambawita Synchronous Sequential Logic
T flip-flop
D.R.V.L.B Thambawita Synchronous Sequential Logic
Flip-Flop Characteristic Tables
D.R.V.L.B Thambawita Synchronous Sequential Logic

More Related Content

What's hot (20)

Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
D flip Flop
D flip FlopD flip Flop
D flip Flop
 
Sequential circuits in digital logic design
Sequential circuits in digital logic designSequential circuits in digital logic design
Sequential circuits in digital logic design
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
 
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Asynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 pptAsynchronous Sequential Circuit-Unit 4 ppt
Asynchronous Sequential Circuit-Unit 4 ppt
 
Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh map
 
Ring counter
Ring counterRing counter
Ring counter
 
Flipflop
FlipflopFlipflop
Flipflop
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Presentation On Flip-Flop
Presentation On Flip-FlopPresentation On Flip-Flop
Presentation On Flip-Flop
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
 
multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
 
Clocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and designClocked Sequential circuit analysis and design
Clocked Sequential circuit analysis and design
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
D flip flop in Digital electronics
D flip flop in Digital electronicsD flip flop in Digital electronics
D flip flop in Digital electronics
 
Flip flop
Flip flopFlip flop
Flip flop
 

Similar to Lec 06 - Synchronous Sequential Logic

Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfKannan Kanagaraj
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit designSatya P. Joshi
 
Digital Electronics
Digital ElectronicsDigital Electronics
Digital ElectronicsShreyaSahu20
 
Lec 09 - Registers and Counters
Lec 09 - Registers and CountersLec 09 - Registers and Counters
Lec 09 - Registers and CountersVajira Thambawita
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuitsAmrutaMehata
 
All about Sequential circuits DLD.
All about Sequential circuits DLD.All about Sequential circuits DLD.
All about Sequential circuits DLD.Zain Jafri
 
Introduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxIntroduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxSaini71
 
USART - 8251 / usart-8251A Pallav Shukla
USART - 8251 / usart-8251A Pallav ShuklaUSART - 8251 / usart-8251A Pallav Shukla
USART - 8251 / usart-8251A Pallav ShuklaPallav Shukla
 
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUESPERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUESIRJET Journal
 
jabed, diu, bd
jabed, diu, bdjabed, diu, bd
jabed, diu, bdjabed-diu
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptxMukulThory1
 
Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...
Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...
Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...IJSRD
 

Similar to Lec 06 - Synchronous Sequential Logic (20)

Digital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdfDigital Electronics – Unit III.pdf
Digital Electronics – Unit III.pdf
 
Sequential circuit design
Sequential circuit designSequential circuit design
Sequential circuit design
 
Digital Electronics
Digital ElectronicsDigital Electronics
Digital Electronics
 
Intro
IntroIntro
Intro
 
Sequenential circuit-dcf
Sequenential circuit-dcfSequenential circuit-dcf
Sequenential circuit-dcf
 
Lec 09 - Registers and Counters
Lec 09 - Registers and CountersLec 09 - Registers and Counters
Lec 09 - Registers and Counters
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuits
 
All about Sequential circuits DLD.
All about Sequential circuits DLD.All about Sequential circuits DLD.
All about Sequential circuits DLD.
 
PPT 2nd unit course file.ppt
PPT 2nd unit course file.pptPPT 2nd unit course file.ppt
PPT 2nd unit course file.ppt
 
Introduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptxIntroduction to flipflops basic of elctronics COA.pptx
Introduction to flipflops basic of elctronics COA.pptx
 
Digital Registers & Counters
Digital Registers & CountersDigital Registers & Counters
Digital Registers & Counters
 
USART - 8251 / usart-8251A Pallav Shukla
USART - 8251 / usart-8251A Pallav ShuklaUSART - 8251 / usart-8251A Pallav Shukla
USART - 8251 / usart-8251A Pallav Shukla
 
Flip Flops
Flip FlopsFlip Flops
Flip Flops
 
Tsfpga
TsfpgaTsfpga
Tsfpga
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
Flip flo ps
Flip flo psFlip flo ps
Flip flo ps
 
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUESPERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
PERFORMANCE ANALYSIS OF D-FLIP FLOP USING CMOS, GDI, DSTC TECHNIQUES
 
jabed, diu, bd
jabed, diu, bdjabed, diu, bd
jabed, diu, bd
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptx
 
Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...
Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...
Field Programmable Gate Array (FPGA) - Based Pulse Width Modulation for Singl...
 

More from Vajira Thambawita

Lecture 4 principles of parallel algorithm design updated
Lecture 4   principles of parallel algorithm design updatedLecture 4   principles of parallel algorithm design updated
Lecture 4 principles of parallel algorithm design updatedVajira Thambawita
 
Lecture 3 parallel programming platforms
Lecture 3   parallel programming platformsLecture 3   parallel programming platforms
Lecture 3 parallel programming platformsVajira Thambawita
 
Lecture 2 more about parallel computing
Lecture 2   more about parallel computingLecture 2   more about parallel computing
Lecture 2 more about parallel computingVajira Thambawita
 
Lecture 1 introduction to parallel and distributed computing
Lecture 1   introduction to parallel and distributed computingLecture 1   introduction to parallel and distributed computing
Lecture 1 introduction to parallel and distributed computingVajira Thambawita
 
Lecture 12 localization and navigation
Lecture 12 localization and navigationLecture 12 localization and navigation
Lecture 12 localization and navigationVajira Thambawita
 
Lecture 11 neural network principles
Lecture 11 neural network principlesLecture 11 neural network principles
Lecture 11 neural network principlesVajira Thambawita
 
Lecture 10 mobile robot design
Lecture 10 mobile robot designLecture 10 mobile robot design
Lecture 10 mobile robot designVajira Thambawita
 
Lecture 08 robots and controllers
Lecture 08 robots and controllersLecture 08 robots and controllers
Lecture 08 robots and controllersVajira Thambawita
 
Lecture 06 pic programming in c
Lecture 06 pic programming in cLecture 06 pic programming in c
Lecture 06 pic programming in cVajira Thambawita
 
Lecture 05 pic io port programming
Lecture 05 pic io port programmingLecture 05 pic io port programming
Lecture 05 pic io port programmingVajira Thambawita
 
Lecture 04 branch call and time delay
Lecture 04  branch call and time delayLecture 04  branch call and time delay
Lecture 04 branch call and time delayVajira Thambawita
 
Lecture 02 mechatronics systems
Lecture 02 mechatronics systemsLecture 02 mechatronics systems
Lecture 02 mechatronics systemsVajira Thambawita
 
Lecture 1 - Introduction to embedded system and Robotics
Lecture 1 - Introduction to embedded system and RoboticsLecture 1 - Introduction to embedded system and Robotics
Lecture 1 - Introduction to embedded system and RoboticsVajira Thambawita
 
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITSLec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITSVajira Thambawita
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational LogicVajira Thambawita
 
Lec 04 - Gate-level Minimization
Lec 04 - Gate-level MinimizationLec 04 - Gate-level Minimization
Lec 04 - Gate-level MinimizationVajira Thambawita
 

More from Vajira Thambawita (20)

Lecture 4 principles of parallel algorithm design updated
Lecture 4   principles of parallel algorithm design updatedLecture 4   principles of parallel algorithm design updated
Lecture 4 principles of parallel algorithm design updated
 
Lecture 3 parallel programming platforms
Lecture 3   parallel programming platformsLecture 3   parallel programming platforms
Lecture 3 parallel programming platforms
 
Lecture 2 more about parallel computing
Lecture 2   more about parallel computingLecture 2   more about parallel computing
Lecture 2 more about parallel computing
 
Lecture 1 introduction to parallel and distributed computing
Lecture 1   introduction to parallel and distributed computingLecture 1   introduction to parallel and distributed computing
Lecture 1 introduction to parallel and distributed computing
 
Lecture 12 localization and navigation
Lecture 12 localization and navigationLecture 12 localization and navigation
Lecture 12 localization and navigation
 
Lecture 11 neural network principles
Lecture 11 neural network principlesLecture 11 neural network principles
Lecture 11 neural network principles
 
Lecture 10 mobile robot design
Lecture 10 mobile robot designLecture 10 mobile robot design
Lecture 10 mobile robot design
 
Lecture 09 control
Lecture 09 controlLecture 09 control
Lecture 09 control
 
Lecture 08 robots and controllers
Lecture 08 robots and controllersLecture 08 robots and controllers
Lecture 08 robots and controllers
 
Lecture 07 more about pic
Lecture 07 more about picLecture 07 more about pic
Lecture 07 more about pic
 
Lecture 06 pic programming in c
Lecture 06 pic programming in cLecture 06 pic programming in c
Lecture 06 pic programming in c
 
Lecture 05 pic io port programming
Lecture 05 pic io port programmingLecture 05 pic io port programming
Lecture 05 pic io port programming
 
Lecture 04 branch call and time delay
Lecture 04  branch call and time delayLecture 04  branch call and time delay
Lecture 04 branch call and time delay
 
Lecture 03 basics of pic
Lecture 03 basics of picLecture 03 basics of pic
Lecture 03 basics of pic
 
Lecture 02 mechatronics systems
Lecture 02 mechatronics systemsLecture 02 mechatronics systems
Lecture 02 mechatronics systems
 
Lecture 1 - Introduction to embedded system and Robotics
Lecture 1 - Introduction to embedded system and RoboticsLecture 1 - Introduction to embedded system and Robotics
Lecture 1 - Introduction to embedded system and Robotics
 
Lec 08 - DESIGN PROCEDURE
Lec 08 - DESIGN PROCEDURELec 08 - DESIGN PROCEDURE
Lec 08 - DESIGN PROCEDURE
 
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITSLec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
 
Lec 05 - Combinational Logic
Lec 05 - Combinational LogicLec 05 - Combinational Logic
Lec 05 - Combinational Logic
 
Lec 04 - Gate-level Minimization
Lec 04 - Gate-level MinimizationLec 04 - Gate-level Minimization
Lec 04 - Gate-level Minimization
 

Recently uploaded

Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
Biting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdfBiting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdfadityarao40181
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxNirmalaLoungPoorunde1
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...Marc Dusseiller Dusjagr
 
How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17Celine George
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdfSoniaTolstoy
 
ENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptx
ENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptxENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptx
ENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptxAnaBeatriceAblay2
 
EPANDING THE CONTENT OF AN OUTLINE using notes.pptx
EPANDING THE CONTENT OF AN OUTLINE using notes.pptxEPANDING THE CONTENT OF AN OUTLINE using notes.pptx
EPANDING THE CONTENT OF AN OUTLINE using notes.pptxRaymartEstabillo3
 
How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxmanuelaromero2013
 
Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsKarinaGenton
 
Painted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of IndiaPainted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of IndiaVirag Sontakke
 
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfEnzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfSumit Tiwari
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxOH TEIK BIN
 
Science lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lessonScience lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lessonJericReyAuditor
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Celine George
 
Computed Fields and api Depends in the Odoo 17
Computed Fields and api Depends in the Odoo 17Computed Fields and api Depends in the Odoo 17
Computed Fields and api Depends in the Odoo 17Celine George
 

Recently uploaded (20)

Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
Biting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdfBiting mechanism of poisonous snakes.pdf
Biting mechanism of poisonous snakes.pdf
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptx
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
 
9953330565 Low Rate Call Girls In Rohini Delhi NCR
9953330565 Low Rate Call Girls In Rohini  Delhi NCR9953330565 Low Rate Call Girls In Rohini  Delhi NCR
9953330565 Low Rate Call Girls In Rohini Delhi NCR
 
How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17How to Configure Email Server in Odoo 17
How to Configure Email Server in Odoo 17
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
 
ENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptx
ENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptxENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptx
ENGLISH5 QUARTER4 MODULE1 WEEK1-3 How Visual and Multimedia Elements.pptx
 
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdfTataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
 
EPANDING THE CONTENT OF AN OUTLINE using notes.pptx
EPANDING THE CONTENT OF AN OUTLINE using notes.pptxEPANDING THE CONTENT OF AN OUTLINE using notes.pptx
EPANDING THE CONTENT OF AN OUTLINE using notes.pptx
 
How to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptxHow to Make a Pirate ship Primary Education.pptx
How to Make a Pirate ship Primary Education.pptx
 
Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its Characteristics
 
Painted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of IndiaPainted Grey Ware.pptx, PGW Culture of India
Painted Grey Ware.pptx, PGW Culture of India
 
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdfEnzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
Enzyme, Pharmaceutical Aids, Miscellaneous Last Part of Chapter no 5th.pdf
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptx
 
Science lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lessonScience lesson Moon for 4th quarter lesson
Science lesson Moon for 4th quarter lesson
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
 
Computed Fields and api Depends in the Odoo 17
Computed Fields and api Depends in the Odoo 17Computed Fields and api Depends in the Odoo 17
Computed Fields and api Depends in the Odoo 17
 

Lec 06 - Synchronous Sequential Logic

  • 1. Synchronous Sequential Logic D.R.V.L.B Thambawita October 22, 2017 D.R.V.L.B Thambawita Synchronous Sequential Logic https://sites.google.com/view/vajira-thambawita/leaning-materials/slides
  • 2. Introduction Hand-held devices, cell phones, navigation receivers, personal computers, digital cameras, personal media players, and virtually all electronic consumer products have the ability to send, receive, store, retrieve, and process information represented in a binary format. The technology enabling and supporting these devices is critically dependent on electronic components that can store information, i.e., have memory. Sequential circuits, however, act as storage elements and have memory. They can store, retain, and then retrieve information when needed at a later time. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 3. Sequential Circuits This consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing binary information. The binary information stored in these elements at any given time defines the state of the sequential circuit at that time. The sequential circuit receives binary information from external inputs that, together with the present state of the storage elements, determine the binary value of the outputs. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 4. Sequential Circuits The above block diagram demonstrates that the outputs in a sequential circuit are a function not only of the inputs, but also of the present state of the storage elements. The next state of the storage elements is also a function of external inputs and the present state. A sequential circuit is specified by a time sequence of inputs, outputs, and internal states . D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 5. Sequential Circuits There are two main types of sequential circuits, and their classification is a function of the timing of their signals. A synchronous sequential circuit is a system whose behavior can be defined from the knowledge of its signals at discrete instants of time. he behavior of an asynchronous sequential circuit depends upon the input signals at any instant of time and the order in which the inputs change. The storage elements commonly used in asynchronous sequential circuits are time-delay devices. The storage capability of a time-delay device varies with the time it takes for the signal to propagate through the device. An asynchronous sequential circuit may be regarded as a combinational circuit with feedback. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 6. Synchronous Sequential Circuit A synchronous sequential circuit employs signals that affect the storage elements at only discrete instants of time. Synchronization is achieved by a timing device called a clock generator, which provides a clock signal having the form of a periodic train of clock pulses . D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 7. Synchronous Sequential Circuit The clock pulses determine when computational activity will occur within the circuit. Other signals (external inputs and otherwise) determine what changes will take place affecting the storage elements and the outputs. Synchronous sequential circuits that use clock pulses to control storage elements are called clocked sequential circuits. They are called synchronous circuits because the activity within the circuit and the resulting updating of stored values is synchronized to the occurrence of clock pulses. The storage elements (memory) used in clocked sequential circuits are called flip flops. A flip-flop is a binary storage device capable of storing one bit of information. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 8. Synchronous Sequential Circuit The outputs are formed by a combinational logic function of the inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs is also determined by the inputs to the circuit or the values presently stored in the flip-flop (or both). D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 9. STORAGE ELEMENTS: LATCHES A storage element in a digital circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit), until directed by an input signal to switch states. Storage elements that operate with signal levels (rather than signal transitions) are referred to as latches; those controlled by a clock transition are flip-flops . Latches are said to be level sensitive devices; flip-flops are edge-sensitive devices. Although latches are useful for storing binary information and for the design of asynchronous sequential circuits, they are not practical for use as storage elements in synchronous sequential circuits. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 10. SR Latch SR latch with NOR gates SR latch with NAND gates D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 11. SR Latch SR latch with control input D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 12. D Latch (Transparent Latch) One way to eliminate the undesirable condition of the indeterminate state in the SR latch is to ensure that inputs S and R are never equal to 1 at the same time. This is done in the D latch. The D latch receives that designation from its ability to hold data in its internal storage. The output follows changes in the data input as long as the enable input is asserted. This situation provides a path from input D to the output, and for this reason, the circuit is often called a transparent latch. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 13. Graphic symbols for latches D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 14. STORAGE ELEMENTS: FLIP-FLOPS The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a trigger, and the transition it causes is said to trigger the flip-flop. The problem with the latch is that it responds to a change in the level of a clock pulse. The key to the proper operation of a flip-flop is to trigger it only during a signal transition . D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 15. Edge-Triggered D Flip-Flop The construction of a D flip-flop with two D latches and an inverter D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 16. Edge-Triggered D Flip-Flop Another construction of an edge-triggered D flip-flop uses three SR latches D-type positive-edge-triggered flip-flop D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 17. Edge-Triggered D Flip-Flop Graphic symbol for edge-triggered D flip-flop D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 18. JK flip-flop The J input sets the flip-flop to 1, the K input resets it to 0, and when both inputs are enabled, the output is complemented. D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 19. T flip-flop D.R.V.L.B Thambawita Synchronous Sequential Logic
  • 20. Flip-Flop Characteristic Tables D.R.V.L.B Thambawita Synchronous Sequential Logic