IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
International Journal of Engineering and Science Invention (IJESI)inventionjournals
International Journal of Engineering and Science Invention (IJESI) is an international journal intended for professionals and researchers in all fields of computer science and electronics. IJESI publishes research articles and reviews within the whole field Engineering Science and Technology, new teaching methods, assessment, validation and the impact of new technologies and it will continue to provide information on the latest trends and developments in this ever-expanding subject. The publications of papers are selected through double peer reviewed to ensure originality, relevance, and readability. The articles published in our journal can be accessed online
Review On 2:4 Decoder By Reversible Logic Gates For Low Power ConsumptionIRJET Journal
This document summarizes a research paper that proposes designing a 2:4 decoder using reversible logic gates to reduce power consumption. Reversible logic gates use minimal power by only employing buffers instead of traditional CMOS gates. The document provides background on reversible gates and decoders, reviews previous work on low-power decoder designs, and proposes a reversible gate-based 2:4 decoder design to reduce overall system power consumption compared to a standard CMOS implementation. Simulation results from other studies show reversible gate designs can achieve up to 26% power reduction for instruction decoding. The proposed design aims to lower delay and gate count while minimizing power.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Implementation of Effective Code Converters using Reversible Logic Gates IJERA Editor
The development in the field of nanometer technology leads to minimize the power consumption of logic
circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less
dissipation of heat and low power consumption. In the digital design, the code converters are widely used
process. So, the reversible logic gates and reversible circuits for realizing code converters like as Binary to
Gray code, Gray to Binary code, BCD to Excess 3 code, Excess 3 to BCD codes using reversible logic gates is
proposed. Designing of reversible logic circuit is challenging task, since not enough number of gates are
available for design. Reversible processor design needs its building blocks should be reversible in this view the
designing of reversible code converters became essential one. In the digital domain, data or information is
represented by a combination of 0’s and 1’s. A code is basically the pattern of these 0’s and 1’s used to
represent the data. Code converters are a class of combinational digital circuits that are used to convert one type
of code in to another. The proposed design leads to the reduction of power consumption compared with
conventional logic circuits
An Area Efficient and High Speed Reversible Multiplier Using NS GateIJERA Editor
In digital computer system a major problem has been found that the Power dissipation which leads to bring some research on the methods to decrease this Area efficient, high speed. This is the main cause to give birth to reversible computing systems for digital computers and designs. Reversible computing is the path to future computing technologies, which all happen to use reversible logic. In addition, reversible computing will become mandatory because of the necessity to decrease power consumption. Reversible logic circuits have the same number of inputs and outputs, and have one-to-one mapping between vectors of inputs and outputs; thus the vector of input states can be always reconstructed from the vector of output states. Consequently, a computation is reversible, if it is always possible to uniquely recover the input, given the output. Each gate can be made reversible by adding some additional input and output wires if necessary. The main aim of this reversible computing is to lower the power dissipation, area efficient and high speed and some other advantages like security of data and prevention of errors etc... Reversible logic has so many applications low power CMOS, nanotechnology, DNA computing and quantum computing. There are two primary design implementations in this study which are the major spotlights. The first one is reversible design gate and the second one is multiplier design using reversible gates. In this manuscript we have implemented a 8 * 8 reversible design called “NSG(Non linear Sign Flip)”. The total project is implemented in Xilinx 14.7 ISE with Spartan 3E family.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Programmable reversible logic is growing for a potential logic design type
concerning execution around advanced nanotechnology as well as quantum computing
with minimum effect upon circuit temperature production. Current improvements in
reversible logic utilizing additionally quantum computer calculations permit enhanced
computer structure plus arithmetical logic unit layouts. Since reversible circuits
continue to be fairly unique, the most significant study effect is found on the synthesis
of these circuits. Quantum-dot cellular automata (QCA) can be a promising part of
investigating at reversible computing. QCA-based design of the reversible 1-bit full
adder is using the Toffoli and Feynman gates have been achieved in this study. We
develop an improved reversible full adder with overflow detection to enhance
reliability. This component promises to complete the fundamental mathematical
functions of addition, subtraction alongside overflow detection, comparison, along with
logic procedures such as significance. Thus our design is very efficient and versatile
alongside lower quantity of lines as well as quantum cost. This work understands and
nurtures the necessity of reversible full adder for future revolutionary computing
technologies. In this paper, a reversible 1-bit full adder is proposed and compared with
other reversible full adders. Proposed gate performs better than existing methods and
ensures maximum logical operations like the full adder, full with less quantum cost
where other existing gates are not viable.
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
The quantum-dot cellular automata (QCA) has more advantages than CMOS regarding area and power. This
work targets a conservative reversible comparator and its realization in QCA. In this work, we construct a
conservative reversible comparator with an optimal value of reversible metrics. In state to design, three conservative
reversible gates, namely PPC, PPNG-1 and PPNG-2 (PP = parity-preserving, C = comparator, N = new,
G = gate), are proposed. Furthermore, the quantum equivalent of 1-bit and 2-bit comparator is presented. The
proposed concept has been implemented through an algorithm for the n-bit comparator. Also, PPC workability
is tested in QCA. The PPC has been performing 1-bit comparator result with minimum area, cell complexity,
and latency, which is found to be 0.52 m2, 387 and 1 respectively. In addition, the complete energy dissipation
analysis to explore such as a thermal layout map of PPC is also presented in this paper. Further, average
energy dissipation v’s kink energy, maximum energy dissipation v’s kink energy, minimum energy dissipation
v’s kink energy and average output node polarization v’s temperature are provided in this paper. The proposed
comparator forwards an improved ratio of 33.33% in gate count and ranging from 27.27% to 29.35% in garbage
outputs than its counterparts circuits, which ensure more scalable.
International Journal of Engineering and Science Invention (IJESI)inventionjournals
International Journal of Engineering and Science Invention (IJESI) is an international journal intended for professionals and researchers in all fields of computer science and electronics. IJESI publishes research articles and reviews within the whole field Engineering Science and Technology, new teaching methods, assessment, validation and the impact of new technologies and it will continue to provide information on the latest trends and developments in this ever-expanding subject. The publications of papers are selected through double peer reviewed to ensure originality, relevance, and readability. The articles published in our journal can be accessed online
Review On 2:4 Decoder By Reversible Logic Gates For Low Power ConsumptionIRJET Journal
This document summarizes a research paper that proposes designing a 2:4 decoder using reversible logic gates to reduce power consumption. Reversible logic gates use minimal power by only employing buffers instead of traditional CMOS gates. The document provides background on reversible gates and decoders, reviews previous work on low-power decoder designs, and proposes a reversible gate-based 2:4 decoder design to reduce overall system power consumption compared to a standard CMOS implementation. Simulation results from other studies show reversible gate designs can achieve up to 26% power reduction for instruction decoding. The proposed design aims to lower delay and gate count while minimizing power.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Implementation of Effective Code Converters using Reversible Logic Gates IJERA Editor
The development in the field of nanometer technology leads to minimize the power consumption of logic
circuits. Reversible logic design has been one of the promising technologies gaining greater interest due to less
dissipation of heat and low power consumption. In the digital design, the code converters are widely used
process. So, the reversible logic gates and reversible circuits for realizing code converters like as Binary to
Gray code, Gray to Binary code, BCD to Excess 3 code, Excess 3 to BCD codes using reversible logic gates is
proposed. Designing of reversible logic circuit is challenging task, since not enough number of gates are
available for design. Reversible processor design needs its building blocks should be reversible in this view the
designing of reversible code converters became essential one. In the digital domain, data or information is
represented by a combination of 0’s and 1’s. A code is basically the pattern of these 0’s and 1’s used to
represent the data. Code converters are a class of combinational digital circuits that are used to convert one type
of code in to another. The proposed design leads to the reduction of power consumption compared with
conventional logic circuits
An Area Efficient and High Speed Reversible Multiplier Using NS GateIJERA Editor
In digital computer system a major problem has been found that the Power dissipation which leads to bring some research on the methods to decrease this Area efficient, high speed. This is the main cause to give birth to reversible computing systems for digital computers and designs. Reversible computing is the path to future computing technologies, which all happen to use reversible logic. In addition, reversible computing will become mandatory because of the necessity to decrease power consumption. Reversible logic circuits have the same number of inputs and outputs, and have one-to-one mapping between vectors of inputs and outputs; thus the vector of input states can be always reconstructed from the vector of output states. Consequently, a computation is reversible, if it is always possible to uniquely recover the input, given the output. Each gate can be made reversible by adding some additional input and output wires if necessary. The main aim of this reversible computing is to lower the power dissipation, area efficient and high speed and some other advantages like security of data and prevention of errors etc... Reversible logic has so many applications low power CMOS, nanotechnology, DNA computing and quantum computing. There are two primary design implementations in this study which are the major spotlights. The first one is reversible design gate and the second one is multiplier design using reversible gates. In this manuscript we have implemented a 8 * 8 reversible design called “NSG(Non linear Sign Flip)”. The total project is implemented in Xilinx 14.7 ISE with Spartan 3E family.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Programmable reversible logic is growing for a potential logic design type
concerning execution around advanced nanotechnology as well as quantum computing
with minimum effect upon circuit temperature production. Current improvements in
reversible logic utilizing additionally quantum computer calculations permit enhanced
computer structure plus arithmetical logic unit layouts. Since reversible circuits
continue to be fairly unique, the most significant study effect is found on the synthesis
of these circuits. Quantum-dot cellular automata (QCA) can be a promising part of
investigating at reversible computing. QCA-based design of the reversible 1-bit full
adder is using the Toffoli and Feynman gates have been achieved in this study. We
develop an improved reversible full adder with overflow detection to enhance
reliability. This component promises to complete the fundamental mathematical
functions of addition, subtraction alongside overflow detection, comparison, along with
logic procedures such as significance. Thus our design is very efficient and versatile
alongside lower quantity of lines as well as quantum cost. This work understands and
nurtures the necessity of reversible full adder for future revolutionary computing
technologies. In this paper, a reversible 1-bit full adder is proposed and compared with
other reversible full adders. Proposed gate performs better than existing methods and
ensures maximum logical operations like the full adder, full with less quantum cost
where other existing gates are not viable.
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
The quantum-dot cellular automata (QCA) has more advantages than CMOS regarding area and power. This
work targets a conservative reversible comparator and its realization in QCA. In this work, we construct a
conservative reversible comparator with an optimal value of reversible metrics. In state to design, three conservative
reversible gates, namely PPC, PPNG-1 and PPNG-2 (PP = parity-preserving, C = comparator, N = new,
G = gate), are proposed. Furthermore, the quantum equivalent of 1-bit and 2-bit comparator is presented. The
proposed concept has been implemented through an algorithm for the n-bit comparator. Also, PPC workability
is tested in QCA. The PPC has been performing 1-bit comparator result with minimum area, cell complexity,
and latency, which is found to be 0.52 m2, 387 and 1 respectively. In addition, the complete energy dissipation
analysis to explore such as a thermal layout map of PPC is also presented in this paper. Further, average
energy dissipation v’s kink energy, maximum energy dissipation v’s kink energy, minimum energy dissipation
v’s kink energy and average output node polarization v’s temperature are provided in this paper. The proposed
comparator forwards an improved ratio of 33.33% in gate count and ranging from 27.27% to 29.35% in garbage
outputs than its counterparts circuits, which ensure more scalable.
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...IJERD Editor
This document summarizes a research paper on designing a high-speed, time-efficient reversible arithmetic logic unit (ALU) using novel reversible logic gates. The paper proposes two new 4x4 reversible logic gates, the MRG and PAOG gates, that can be configured to perform various logical calculations with minimal delay. An 16-bit reversible ALU design is presented that can perform eight operations simultaneously using these gates. The ALU design is verified through simulation in ModelSim 6.5 and synthesis using Xilinx ISE 14.1 software. Analysis shows the proposed ALU design has advantages over existing designs in terms of speed, efficiency and logical functionality.
Design and Optimization of GDI Based 1-bit comparator using Reverse Logicpaperpublications3
The document proposes a design and optimization of a 1-bit comparator circuit using reverse logic gates and Gate Diffusion Input (GDI) technique. Simulation results show the proposed comparator design using GDI technique with 18 transistors has lower power dissipation of 0.162mW compared to a CMOS design using 50 transistors with power dissipation of 1.715mW. The proposed design achieves power optimization through reduced transistor count and constant electric field scaling.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Researchers like Landauer and Bennett have shown that every bit of information lost will generate kTlog2 joules of
energy, whereas the energy dissipation would not occur, if computation is carried out in a reversible way. k is
Boltzmann’s constant and T is absolute temperature at which computation is performed. Thus reversible circuits will be
the most important one of the solutions of heat dissipation in Future circuit design. Reversible computing is motivated
by the Von Neumann Landauer (VNL) principle, a theorem of modern physics telling us that ordinary irreversible logic
operation which destructively overwrite previous outputs)in cur a fundamental physics) that performance on most
applications within realistic power constraints might still continue increasing indefinitely. Reversible logic is also a
core part of the quantum circuit model
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
This document presents a charge recycling three-phase dual-rail pre-charge logic (CRTDPL) flip-flop design that aims to lower power consumption compared to traditional three-phase dual-rail pre-charge logic (TDPL). The CRTDPL inverter recycles charge stored at one output node during evaluation to partially charge the other output node in pre-charge, lowering power drawn from the supply. Simulation results show the CRTDPL inverter consumes up to 60% less power than a TDPL inverter. A CRTDPL flip-flop was also designed using two CRTDPL inverters and tested, showing around 50% lower power consumption than a TDPL flip
Presentation energy efficient code converters using reversible logic gatesAdityakumar2208
This document discusses energy efficient code converters using reversible logic gates. It outlines the drawbacks of irreversible computing such as energy dissipation and information loss. Reversible computing is more energy efficient and improves performance by recovering inputs from outputs. Code converters are used for encryption and decryption and allow for portability and tractability. A BCD to excess-3 converter is presented along with its truth table and block diagram. Reversible gates like the Feynman gate and NG gate are also discussed. The advantages of reversible gates include less energy dissipation and heat management. Designing reversible circuits is complex as garbage outputs must be minimized and loops and fan-out are not permitted. Reversible logic can be applied to code converters,
Implemenation of Vedic Multiplier Using Reversible Gates csandit
With DSP applications evolving continuously, there is continuous need for improved multipliers which are faster and power efficient. Reversible logic is a new and promising field which addresses the problem of power dissipation. It has been shown to consume zero power theoretically. Vedic mathematics techniques have always proven to be fast and efficient for solving various problems. Therefore, in this paper we implement Urdhva Tiryagbhyam algorithm using reversible logic thereby addressing two important issues – speed and power consumption of implementation of multipliers. In this work, the design of 4x4 Vedic multiplier is optimized by reducing the number of logic gates, constant inputs, and garbage outputs. This multiplier can find its application in various fields like convolution, filter applications, cryptography, and communication.
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...IJTET Journal
Abstract— The comparator is a combinational logic circuit that plays an important role in the design of analog to digital converter. One of its most important properties is its input referred offset. When mismatches are present in a dynamic comparator, due to internal positive feedback and transient response, it is always challenging to analytically predict the input-referred random offset voltages since the operating points of transistors are time varying. To overcome the offset effect a novel time-domain bulk-tuned offset cancellation method is applied to a low power dynamic comparator. Using this comparator in analog to digital converter it does not increase the power consumption, but at the same time the delay is reduced and the speed is increased. The comparator is designed using the 250-nm CMOS technology in mentor graphics tool. Operating at a supply voltage of 5v and clock frequency 100MHZ, the comparator together with the offset cancellation circuitry dissipates 335.49nW of power and dissipates 1.027uW of power for comparator without offset cancellation circuit. The simulation result indicates that the offset cancellation circuitry consumes negligible power and it does not draw any static current. Using this high precision offset cancelled comparator in the analog to digital converter circuit the static power consumption is less and it is able to work under very low supply voltage.
POWER GATING STRUCTURE FOR REVERSIBLE PROGRAMMABLE LOGIC ARRAYecij
This document summarizes a research paper that proposes a power gating structure using sleep transistors to reduce subthreshold leakage in a reversible programmable logic array (RPLA). It begins by introducing the concept of reversible logic for reducing power dissipation at the gate level. However, physical implementation with CMOS technology still leads to leakage during inactive periods. The paper then discusses power gating and sleep transistors as a technique to reduce leakage. It proposes a design for an RPLA using reversible AND and OR arrays with sleep transistors in a footer configuration to switch between active and sleep modes. Simulation results show 40.8% energy savings compared to a conventional CMOS design.
This document summarizes a master's thesis that analyzes iterative algorithms for linearizing a non-linear power amplifier (PA) using digital predistortion. It tests algorithms based on Recursive Least Squares and Kalman filtering and benchmarks them against predistorters using Least Squares and Least Mean Square. Simulations indicate the Least Squares, Recursive Least Squares, and Kalman algorithms perform equivalently, while Least Mean Square performs worse. Polynomial bases provide the best performance for the digital predistorter, followed by a combination of polynomial and triangular bases.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) is an open access international journal that provides rapid publication (within a month) of articles in all areas of electronics and communication engineering and its applications. The journal welcomes publications of high quality papers on theoretical developments and practical applications in electronics and communication engineering. Original research papers, state-of-the-art reviews, and high quality technical notes are invited for publications.
This document discusses low power VLSI design techniques, including pass transistor logic synthesis and asynchronous circuits. It covers the basics of pass transistor logic, how Boolean functions can be represented using binary decision diagrams to enable logic synthesis with pass transistors. Asynchronous circuit principles are explained, including how computation works without a global clock through signal propagation delays. The prospects of asynchronous circuits for low power applications are also summarized.
Implementation of the Binary Multiplier on CPLD Using Reversible Logic GatesIOSRJECE
The document discusses the implementation of a binary multiplier on a CPLD using reversible logic gates. It begins by introducing reversible logic gates and describes common reversible gates like the Toffoli gate. It then proposes a novel 4x4 reversible gate called the TSG gate. The document outlines the design of a reversible binary multiplier architecture using these reversible gates. Specifically, it describes generating partial products in parallel using Fredkin gates and then merging them using reversible adders. Simulation results showing the design of a 4x4 bit reversible multiplier are also presented. In conclusion, the document discusses how this CPLD implementation of a reversible binary multiplier using novel TSG gates lays the foundation for more complex reversible systems with applications in quantum computing.
Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADCAman JanGra
This document summarizes the design of a 4-bit TIQ (Threshold Inverter Quantization) based CMOS flash analog-to-digital converter (ADC) for system-on-chip applications. The proposed ADC uses two cascaded CMOS inverters as comparators, eliminating the need for high-gain differential input voltage comparators and reference voltages. Simulation results show the ADC achieves high speed of 1 GSample/sec and low power consumption, with differential/integral nonlinearity errors between -0.031 to 0.026/-0.024 to 0.011 LSB respectively. Different encoder designs are also evaluated, showing a fat tree encoder has the lowest delay and power consumption.
1) The document presents designs for reversible logic gates and their applications in low power circuits. It proposes an improved design for a reversible programmable logic array (RPLA) using multiplexer and Feynman gates that is more efficient than existing designs.
2) It also proposes a method for structuring a reversible arithmetic logic unit (ALU) using reversible logic gates instead of traditional gates, achieving the same functionality with reduced information loss.
3) The RPLA design is demonstrated by implementing reversible 1-bit full adders and subtractors. Simulation results show the proposed design optimizes the number of reversible gates used.
O documento descreve compromissos para a saúde no estado de Pernambuco e inclui: I) Complementar a rede hospitalar de alta e média complexidade com a construção de novos hospitais; II) Complementar a rede de média complexidade ambulatorial com a construção de Unidades de Pronto Atendimento Especializadas; III) Fortalecer o sistema de atendimento com programas como "O Doutor Chegou", "Medicamento em Casa" e "Saúde Conduz".
This document discusses an artist named Rob van Hemert and his art work and installations which are made from soldered galvanized steel wire. It also mentions photos by Rob van Hemert and editing by Judy van Hek for a production by Art4Stella in 2011.
10 Insightful Quotes On Designing A Better Customer ExperienceYuan Wang
In an ever-changing landscape of one digital disruption after another, companies and organisations are looking for new ways to understand their target markets and engage them better. Increasingly they invest in user experience (UX) and customer experience design (CX) capabilities by working with a specialist UX agency or developing their own UX lab. Some UX practitioners are touting leaner and faster ways of developing customer-centric products and services, via methodologies such as guerilla research, rapid prototyping and Agile UX. Others seek innovation and fulfilment by spending more time in research, being more inclusive, and designing for social goods.
Experience is more than just an interface. It is a relationship, as well as a series of touch points between your brand and your customer. Here are our top 10 highlights and takeaways from the recent UX Australia conference to help you transform your customer experience design.
For full article, continue reading at https://yump.com.au/10-ways-supercharge-customer-experience-design/
http://inarocket.com
Learn BEM fundamentals as fast as possible. What is BEM (Block, element, modifier), BEM syntax, how it works with a real example, etc.
Lightning Talk #9: How UX and Data Storytelling Can Shape Policy by Mika Aldabaux singapore
How can we take UX and Data Storytelling out of the tech context and use them to change the way government behaves?
Showcasing the truth is the highest goal of data storytelling. Because the design of a chart can affect the interpretation of data in a major way, one must wield visual tools with care and deliberation. Using quantitative facts to evoke an emotional response is best achieved with the combination of UX and data storytelling.
High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex...IJERD Editor
This document summarizes a research paper on designing a high-speed, time-efficient reversible arithmetic logic unit (ALU) using novel reversible logic gates. The paper proposes two new 4x4 reversible logic gates, the MRG and PAOG gates, that can be configured to perform various logical calculations with minimal delay. An 16-bit reversible ALU design is presented that can perform eight operations simultaneously using these gates. The ALU design is verified through simulation in ModelSim 6.5 and synthesis using Xilinx ISE 14.1 software. Analysis shows the proposed ALU design has advantages over existing designs in terms of speed, efficiency and logical functionality.
Design and Optimization of GDI Based 1-bit comparator using Reverse Logicpaperpublications3
The document proposes a design and optimization of a 1-bit comparator circuit using reverse logic gates and Gate Diffusion Input (GDI) technique. Simulation results show the proposed comparator design using GDI technique with 18 transistors has lower power dissipation of 0.162mW compared to a CMOS design using 50 transistors with power dissipation of 1.715mW. The proposed design achieves power optimization through reduced transistor count and constant electric field scaling.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Researchers like Landauer and Bennett have shown that every bit of information lost will generate kTlog2 joules of
energy, whereas the energy dissipation would not occur, if computation is carried out in a reversible way. k is
Boltzmann’s constant and T is absolute temperature at which computation is performed. Thus reversible circuits will be
the most important one of the solutions of heat dissipation in Future circuit design. Reversible computing is motivated
by the Von Neumann Landauer (VNL) principle, a theorem of modern physics telling us that ordinary irreversible logic
operation which destructively overwrite previous outputs)in cur a fundamental physics) that performance on most
applications within realistic power constraints might still continue increasing indefinitely. Reversible logic is also a
core part of the quantum circuit model
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
This document presents a charge recycling three-phase dual-rail pre-charge logic (CRTDPL) flip-flop design that aims to lower power consumption compared to traditional three-phase dual-rail pre-charge logic (TDPL). The CRTDPL inverter recycles charge stored at one output node during evaluation to partially charge the other output node in pre-charge, lowering power drawn from the supply. Simulation results show the CRTDPL inverter consumes up to 60% less power than a TDPL inverter. A CRTDPL flip-flop was also designed using two CRTDPL inverters and tested, showing around 50% lower power consumption than a TDPL flip
Presentation energy efficient code converters using reversible logic gatesAdityakumar2208
This document discusses energy efficient code converters using reversible logic gates. It outlines the drawbacks of irreversible computing such as energy dissipation and information loss. Reversible computing is more energy efficient and improves performance by recovering inputs from outputs. Code converters are used for encryption and decryption and allow for portability and tractability. A BCD to excess-3 converter is presented along with its truth table and block diagram. Reversible gates like the Feynman gate and NG gate are also discussed. The advantages of reversible gates include less energy dissipation and heat management. Designing reversible circuits is complex as garbage outputs must be minimized and loops and fan-out are not permitted. Reversible logic can be applied to code converters,
Implemenation of Vedic Multiplier Using Reversible Gates csandit
With DSP applications evolving continuously, there is continuous need for improved multipliers which are faster and power efficient. Reversible logic is a new and promising field which addresses the problem of power dissipation. It has been shown to consume zero power theoretically. Vedic mathematics techniques have always proven to be fast and efficient for solving various problems. Therefore, in this paper we implement Urdhva Tiryagbhyam algorithm using reversible logic thereby addressing two important issues – speed and power consumption of implementation of multipliers. In this work, the design of 4x4 Vedic multiplier is optimized by reducing the number of logic gates, constant inputs, and garbage outputs. This multiplier can find its application in various fields like convolution, filter applications, cryptography, and communication.
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...IJTET Journal
Abstract— The comparator is a combinational logic circuit that plays an important role in the design of analog to digital converter. One of its most important properties is its input referred offset. When mismatches are present in a dynamic comparator, due to internal positive feedback and transient response, it is always challenging to analytically predict the input-referred random offset voltages since the operating points of transistors are time varying. To overcome the offset effect a novel time-domain bulk-tuned offset cancellation method is applied to a low power dynamic comparator. Using this comparator in analog to digital converter it does not increase the power consumption, but at the same time the delay is reduced and the speed is increased. The comparator is designed using the 250-nm CMOS technology in mentor graphics tool. Operating at a supply voltage of 5v and clock frequency 100MHZ, the comparator together with the offset cancellation circuitry dissipates 335.49nW of power and dissipates 1.027uW of power for comparator without offset cancellation circuit. The simulation result indicates that the offset cancellation circuitry consumes negligible power and it does not draw any static current. Using this high precision offset cancelled comparator in the analog to digital converter circuit the static power consumption is less and it is able to work under very low supply voltage.
POWER GATING STRUCTURE FOR REVERSIBLE PROGRAMMABLE LOGIC ARRAYecij
This document summarizes a research paper that proposes a power gating structure using sleep transistors to reduce subthreshold leakage in a reversible programmable logic array (RPLA). It begins by introducing the concept of reversible logic for reducing power dissipation at the gate level. However, physical implementation with CMOS technology still leads to leakage during inactive periods. The paper then discusses power gating and sleep transistors as a technique to reduce leakage. It proposes a design for an RPLA using reversible AND and OR arrays with sleep transistors in a footer configuration to switch between active and sleep modes. Simulation results show 40.8% energy savings compared to a conventional CMOS design.
This document summarizes a master's thesis that analyzes iterative algorithms for linearizing a non-linear power amplifier (PA) using digital predistortion. It tests algorithms based on Recursive Least Squares and Kalman filtering and benchmarks them against predistorters using Least Squares and Least Mean Square. Simulations indicate the Least Squares, Recursive Least Squares, and Kalman algorithms perform equivalently, while Least Mean Square performs worse. Polynomial bases provide the best performance for the digital predistorter, followed by a combination of polynomial and triangular bases.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) is an open access international journal that provides rapid publication (within a month) of articles in all areas of electronics and communication engineering and its applications. The journal welcomes publications of high quality papers on theoretical developments and practical applications in electronics and communication engineering. Original research papers, state-of-the-art reviews, and high quality technical notes are invited for publications.
This document discusses low power VLSI design techniques, including pass transistor logic synthesis and asynchronous circuits. It covers the basics of pass transistor logic, how Boolean functions can be represented using binary decision diagrams to enable logic synthesis with pass transistors. Asynchronous circuit principles are explained, including how computation works without a global clock through signal propagation delays. The prospects of asynchronous circuits for low power applications are also summarized.
Implementation of the Binary Multiplier on CPLD Using Reversible Logic GatesIOSRJECE
The document discusses the implementation of a binary multiplier on a CPLD using reversible logic gates. It begins by introducing reversible logic gates and describes common reversible gates like the Toffoli gate. It then proposes a novel 4x4 reversible gate called the TSG gate. The document outlines the design of a reversible binary multiplier architecture using these reversible gates. Specifically, it describes generating partial products in parallel using Fredkin gates and then merging them using reversible adders. Simulation results showing the design of a 4x4 bit reversible multiplier are also presented. In conclusion, the document discusses how this CPLD implementation of a reversible binary multiplier using novel TSG gates lays the foundation for more complex reversible systems with applications in quantum computing.
Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADCAman JanGra
This document summarizes the design of a 4-bit TIQ (Threshold Inverter Quantization) based CMOS flash analog-to-digital converter (ADC) for system-on-chip applications. The proposed ADC uses two cascaded CMOS inverters as comparators, eliminating the need for high-gain differential input voltage comparators and reference voltages. Simulation results show the ADC achieves high speed of 1 GSample/sec and low power consumption, with differential/integral nonlinearity errors between -0.031 to 0.026/-0.024 to 0.011 LSB respectively. Different encoder designs are also evaluated, showing a fat tree encoder has the lowest delay and power consumption.
1) The document presents designs for reversible logic gates and their applications in low power circuits. It proposes an improved design for a reversible programmable logic array (RPLA) using multiplexer and Feynman gates that is more efficient than existing designs.
2) It also proposes a method for structuring a reversible arithmetic logic unit (ALU) using reversible logic gates instead of traditional gates, achieving the same functionality with reduced information loss.
3) The RPLA design is demonstrated by implementing reversible 1-bit full adders and subtractors. Simulation results show the proposed design optimizes the number of reversible gates used.
O documento descreve compromissos para a saúde no estado de Pernambuco e inclui: I) Complementar a rede hospitalar de alta e média complexidade com a construção de novos hospitais; II) Complementar a rede de média complexidade ambulatorial com a construção de Unidades de Pronto Atendimento Especializadas; III) Fortalecer o sistema de atendimento com programas como "O Doutor Chegou", "Medicamento em Casa" e "Saúde Conduz".
This document discusses an artist named Rob van Hemert and his art work and installations which are made from soldered galvanized steel wire. It also mentions photos by Rob van Hemert and editing by Judy van Hek for a production by Art4Stella in 2011.
10 Insightful Quotes On Designing A Better Customer ExperienceYuan Wang
In an ever-changing landscape of one digital disruption after another, companies and organisations are looking for new ways to understand their target markets and engage them better. Increasingly they invest in user experience (UX) and customer experience design (CX) capabilities by working with a specialist UX agency or developing their own UX lab. Some UX practitioners are touting leaner and faster ways of developing customer-centric products and services, via methodologies such as guerilla research, rapid prototyping and Agile UX. Others seek innovation and fulfilment by spending more time in research, being more inclusive, and designing for social goods.
Experience is more than just an interface. It is a relationship, as well as a series of touch points between your brand and your customer. Here are our top 10 highlights and takeaways from the recent UX Australia conference to help you transform your customer experience design.
For full article, continue reading at https://yump.com.au/10-ways-supercharge-customer-experience-design/
http://inarocket.com
Learn BEM fundamentals as fast as possible. What is BEM (Block, element, modifier), BEM syntax, how it works with a real example, etc.
Lightning Talk #9: How UX and Data Storytelling Can Shape Policy by Mika Aldabaux singapore
How can we take UX and Data Storytelling out of the tech context and use them to change the way government behaves?
Showcasing the truth is the highest goal of data storytelling. Because the design of a chart can affect the interpretation of data in a major way, one must wield visual tools with care and deliberation. Using quantitative facts to evoke an emotional response is best achieved with the combination of UX and data storytelling.
How to Build a Dynamic Social Media PlanPost Planner
Stop guessing and wasting your time on networks and strategies that don’t work!
Join Rebekah Radice and Katie Lance to learn how to optimize your social networks, the best kept secrets for hot content, top time management tools, and much more!
Watch the replay here: bit.ly/socialmedia-plan
The document discusses how personalization and dynamic content are becoming increasingly important on websites. It notes that 52% of marketers see content personalization as critical and 75% of consumers like it when brands personalize their content. However, personalization can create issues for search engine optimization as dynamic URLs and content are more difficult for search engines to index than static pages. The document provides tips for SEOs to help address these personalization and SEO challenges, such as using static URLs when possible and submitting accurate sitemaps.
This document summarizes a study of CEO succession events among the largest 100 U.S. corporations between 2005-2015. The study analyzed executives who were passed over for the CEO role ("succession losers") and their subsequent careers. It found that 74% of passed over executives left their companies, with 30% eventually becoming CEOs elsewhere. However, companies led by succession losers saw average stock price declines of 13% over 3 years, compared to gains for companies whose CEO selections remained unchanged. The findings suggest that boards generally identify the most qualified CEO candidates, though differences between internal and external hires complicate comparisons.
1) The document presents designs for reversible logic gates and their applications in low power circuits. It proposes an improved design for a reversible programmable logic array (RPLA) using multiplexer and Feynman gates that is more efficient than existing designs.
2) It also proposes a method for structuring a reversible arithmetic logic unit (ALU) using reversible logic gates instead of traditional gates, achieving the same functionality with reduced information loss.
3) The RPLA design is demonstrated by implementing reversible 1-bit full adders and subtractors. Simulation results show the proposed design optimizes the number of reversible gates used.
International Journal of Engineering and Science Invention (IJESI) inventionjournals
International Journal of Engineering and Science Invention (IJESI) is an international journal intended for professionals and researchers in all fields of computer science and electronics. IJESI publishes research articles and reviews within the whole field Engineering Science and Technology, new teaching methods, assessment, validation and the impact of new technologies and it will continue to provide information on the latest trends and developments in this ever-expanding subject. The publications of papers are selected through double peer reviewed to ensure originality, relevance, and readability. The articles published in our journal can be accessed online
This document discusses the design of an energy efficient full adder cell using double pass transistor asynchronous adiabatic logic (DPTAAL). It first provides background on asynchronous circuits and adiabatic logic for low power applications. It then describes an existing DPTAAL full adder cell design and proposes a new design that uses a carry save adder to reduce addition of 3 numbers to 2 numbers. The document concludes that the new asynchronous adiabatic full adder cell design consumes less energy than conventional logic designs for frequencies from 100-200MHz, confirming its feasibility for low power applications.
The document discusses the design of an energy efficient carry save adder using asynchronous adiabatic logic. It first discusses existing work on using double pass transistor logic with asynchronous adiabatic logic to design an energy efficient full adder cell. It then proposes using a carry save adder which can add 3 n-bit numbers using only 2 numbers of additions, reducing delay and improving performance. The document discusses the design of a static energy recovery full adder cell and use of double pass transistor logic to avoid signal degradation. It also provides background on asynchronous adiabatic logic which aims to reduce power dissipation by reusing stored energy.
Adiabatic technique based low power synchronous counter designIJECEIAES
The performance of integrated circuits is evaluated by their design architecture, which ensures high reliability and optimizes energy. The majority of the system-level architectures consist of sequential circuits. Counters are fundamental blocks in numerous very large-scale integration (VLSI) applications. The T-flip-flop is an important block in synchronous counters, and its high-power consumption impacts the overall effectiveness of the system. This paper calculates the power dissipation (PD), power delay product (PDP), and latency of the presented T flip-flop. To create a 2-bit synchronous counter based on the novel T flip-flops, a performance matrix such as PD, latency, and PDP is analyzed. The analysis is carried out at 100 and 10 MHz frequencies with varying temperatures and operating voltages. It is observed that the presented counter design has a lesser power requirement and PDP compared to the existing counter architectures. The proposed T-flip-flop design at the 45 nm technology node shows an improvement of 30%, 76%, and 85% in latency, PD, and PDP respectively to the 180 nm node at 10 MHz frequency. Similarly, the proposed counter at the 45 nm technology node shows 96% and 97% improvement in power dissipation, delay, and PDP respectively compared to the 180 nm at 10 MHz frequency.
Optimized Reversible Vedic Multipliers for High Speed Low Power Operationsijsrd.com
Multiplier design is always a challenging task; how many ever novel designs are proposed, the user needs demands much more optimized ones. Vedic mathematics is world renowned for its algorithms that yield quicker results, be it for mental calculations or hardware design. Power dissipation is drastically reduced by the use of Reversible logic. The reversible Urdhva Tiryakbhayam Vedic multiplier is one such multiplier which is effective both in terms of speed and power. In this paper we aim to enhance the performance of the previous design. The Total Reversible Logic Implementation Cost (TRLIC) is used as an aid to evaluate the proposed design. This multiplier can be efficiently adopted in designing Fast Fourier Transforms (FFTs) Filters and other applications of DSP like imaging, software defined radios, wireless communications.
This document compares different architectures for implementing the discrete cosine transform (DCT) in an image compression system to reduce power consumption. It summarizes four architectures: a baseline 2D DCT architecture, a row/column distributed arithmetic approach, a fully pipelined architecture, and analyzes their speed and power savings. The row/column approach provides a 24.4% power savings compared to the baseline. The fully pipelined architecture provides 16.4% power savings and higher throughput of 4.703 GHz by exploiting pipelining and parallelism.
This document compares different architectures for implementing the discrete cosine transform (DCT) in an image compression system for low power applications. It summarizes four architectures: a baseline 2D DCT architecture, a row/column distributed arithmetic approach, a fully pipelined architecture, and analyzes their power consumption and speed. The row/column approach provides a 24.4% power savings over the baseline, while the fully pipelined architecture provides 16.4% savings. The fully pipelined architecture also achieves the highest throughput of 4.703 GHz.
IRJET- Design and Implementation of Combinational Circuits using Reversible G...IRJET Journal
This document discusses the design and implementation of combinational circuits using reversible gates to reduce power consumption. It begins with an introduction to reversible logic and discusses how reversible gates can be used to design logic circuits without information loss and zero energy dissipation. Several reversible gates are described including NOT, Feynman, Toffoli and Fredkin gates. The document then presents the design of a 2x4 decoder and 4x16 decoder using reversible gates like Peres, TR and CNOT gates. Simulation results demonstrating the outputs of the decoders are shown. Finally, a comparative study of reversible decoders in terms of quantum cost and garbage outputs is discussed. The conclusion states that reversible logic allows minimizing fan-out limitations and quantum cost in combinational
IRJET- Design and Implementation of Combinational Circuits using Reversib...IRJET Journal
This document discusses the design and implementation of combinational circuits using reversible gates to reduce power consumption. It describes various reversible gates like NOT, Feynman, Toffoli, and Fredkin gates. Reversible decoders are designed using these gates to implement 2x4, 3x8, and 4x16 decoders with lower quantum costs and garbage outputs compared to traditional designs. The reversible decoder approach allows designing combinational circuits like adders and comparators with better performance. Simulation results demonstrate the working of the designed reversible decoders.
Arithmetic Operations in Multi-Valued LogicVLSICS Design
This paper presents arithmetic operations like addition, subtraction and multiplications in Modulo-4 arithmetic, and also addition, multiplication in Galois field, using multi-valued logic (MVL). Quaternary to binary and binary to quaternary converters are designed using down literal circuits. Negation in modular arithmetic is designed with only one gate. Logic design of each operation is achieved by reducing the terms using Karnaugh diagrams, keeping minimum number of gates and depth of net in to onsideration. Quaternary multiplier circuit is proposed to achieve required optimization. Simulation result of each operation is shown separately using Hspice.
1. The document presents a simulation of a low power analog channel decoder for error correction implemented in 65nm CMOS technology.
2. The decoder uses analog circuitry operating in the sub-threshold region to perform decoding, allowing for ultra-low power operation below 40uW for throughput up to 2.5Mbps.
3. The decoder architecture includes an analog decoding core that implements the sum-product algorithm, digital interfaces for input and output, and a digital controller to manage timing.
Arithmetic Operations in Multi-Valued Logic VLSICS Design
This paper presents arithmetic operations like addition, subtraction and multiplications in Modulo-4 arithmetic, and also addition, multiplication in Galois field, using multi-valued logic (MVL). Quaternary to binary and binary to quaternary converters are designed using down literal circuits. Negation in modular arithmetic is designed with only one gate. Logic design of each operation is achieved by reducing the terms using Karnaugh diagrams, keeping minimum number of gates and depth of net in to consideration. Quaternary multiplier circuit is proposed to achieve required optimization. Simulation result of each operation is shown separately using Hspice.
DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC ...VLSICS Design
Reversible Logic is gaining significant consideration as the potential logic design style for implementation
in modern nanotechnology and quantum computing with minimal impact on physical entropy .Fault
Tolerant reversible logic is one class of reversible logic that maintain the parity of the input and the
outputs. Significant contributions have been made in the literature towards the design of fault tolerant
reversible logic gate structures and arithmetic units, however, there are not many efforts directed towards
the design of fault tolerant reversible ALUs. Arithmetic Logic Unit (ALU) is the prime performing unit in
any computing device and it has to be made fault tolerant. In this paper we aim to design one such fault
tolerant reversible ALU that is constructed using parity preserving reversible logic gates. The designed
ALU can generate up to seven Arithmetic operations and four logical operations.
QUANTUM COMPUTING FOR VLSI : VERILOG IMPLEMENTATION OF REVERSIBLE LOGIC GATESDrKavitaKhare
This document discusses reversible logic gates and presents Verilog code implementations. It begins with an introduction to reversible logic and its applications in low power design. Reversible logic gates allow computations to occur with zero energy dissipation by ensuring a one-to-one mapping between inputs and outputs. The document then defines basic reversible logic concepts like reversible functions, gates, ancilla inputs, garbage outputs, and quantum cost. It proceeds to describe several important reversible logic gates - NOT, Feynman, Double Feynman, Toffoli - and provides their Verilog implementations and combinational circuit diagrams. The document focuses on presenting the theoretical foundations and hardware implementations of reversible logic gates using Verilog.
International Journal of Computational Engineering Research(IJCER)ijceronline
This document summarizes a research paper on designing a high-speed arithmetic architecture for a parallel multiplier-accumulator based on the radix-2 modified Booth algorithm. It presents the design of a modified Booth multiplier using a carry lookahead adder for high accuracy with a fixed width. It also proposes a high-speed MAC architecture that improves performance by eliminating the accumulator and modifying the carry-save adder to add lower bits in advance, reducing the number of inputs to the final adder. The proposed CSA architecture can efficiently implement the operations of the new MAC arithmetic.
International Journal of Computational Engineering Research(IJCER)ijceronline
This document summarizes a research paper on designing a high-speed arithmetic architecture for a parallel multiplier-accumulator based on the radix-2 modified Booth algorithm. It presents the design of a modified Booth multiplier using a carry lookahead adder for high accuracy with a fixed width. It also proposes a high-speed MAC architecture that improves performance by eliminating the accumulator and modifying the carry-save adder to add lower bits in advance, reducing the number of inputs to the final adder. The proposed CSA architecture can efficiently implement the operations of the new MAC arithmetic.
Low power architecture of logic gates using adiabatic techniquesnooriasukmaningtyas
The growing significance of portable systems to limit power consumption in ultra-large-scale-integration chips of very high density, has recently led to rapid and inventive progresses in low-power design. The most effective technique is adiabatic logic circuit design in energy-efficient hardware. This paper presents two adiabatic approaches for the design of low power circuits, modified positive feedback adiabatic logic (modified PFAL) and the other is direct current diode based positive feedback adiabatic logic (DC-DB PFAL). Logic gates are the preliminary components in any digital circuit design. By improving the performance of basic gates, one can improvise the whole system performance. In this paper proposed circuit design of the low power architecture of OR/NOR, AND/NAND, and XOR/XNOR gates are presented using the said approaches and their results are analyzed for powerdissipation, delay, power-delay-product and rise time and compared with the other adiabatic techniques along with the conventional complementary metal oxide semiconductor (CMOS) designs reported in the literature. It has been found that the designs with DC-DB PFAL technique outperform with the percentage improvement of 65% for NOR gate and 7% for NAND gate and 34% for XNOR gate over the modified PFAL techniques at 10 MHz respectively.
IRJET- Review Paper on Radix-2 DIT Fast Fourier Transform using Reversible GateIRJET Journal
1) The document discusses a review paper on implementing a radix-2 Decimation-In-Time (DIT) Fast Fourier Transform (FFT) using reversible DKG gates.
2) The proposed design uses a 4x4 reversible DKG gate that functions as both an adder and subtractor.
3) The design is synthesized using Xilinx ISE software and simulated using VHDL test benches to evaluate performance.
This document analyzes the energy dissipation of digital half band filters operated in the sub-threshold region with throughput constraints. It explores various architectures of a 12-bit half band filter including the basic implementation and unfolded structures. Simulation results show that the unfolded by 2 architecture dissipates 22% less energy per sample compared to the original filter, making it the most energy efficient. The unfolded by 4 architecture best meets throughput requirements of 120K-1M samples/sec, dissipating less energy than other implementations in this speed range.
1. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
Design & Implementation of MAC Unit Using Reversible Logic
Shaik Nasar1 K. Subbarao2
Pursuing M.Tech, QCET, Nellore. Asst. Prof, QCET, Nellore.
Abstract
For irreversible circuits, loosing one bit well-isolated from interactions with unknown
of information dissipates (kTln2) joules of heat external environments, when the laws of physics
energy, where k is Boltzmann's constant and T is describing the system's evolution are precisely
the absolute temperature. The reversible circuits known.
do not dissipate energy as much as irreversible Probably the largest motivation for the
circuits. Thus, energy dissipation is proportional study of technologies aimed at actually
to the number of bits lost during computation. implementing reversible computing is that they offer
The reversible circuits do not lose information what is predicted to be the only potential way to
and can generate unique outputs from specified improve the energy efficiency of computers beyond
inputs and vice versa (there is a one-to-one the fundamental von Neumann-Landauer limit of kT
mapping between inputs and outputs). In order to ln(2) energy dissipated per irreversible bit operation.
achieve low power designs Quantum computing As was first argued by Rolf Landauer of IBM, in
and reversible circuits are used. In the majority order for a computational process to be physically
of digital signal processing (DSP) applications the reversible, it must also be logically reversible.
critical operations are the multiplication and Landauer's principle is the loosely formulated notion
accumulation. Real-time signal processing that the erasure of n bits of information must always
requires high speed and high throughput incur a cost of nk ln(2) in thermodynamic entropy. A
Multiplier-Accumulator (MAC) unit that discrete, deterministic computational process is said
consumes low power, which is always a key to to be logically reversible if the transition function
achieve a high performance digital signal that maps old computational states to new ones is a
processing system. The main aim of the proposed one-to-one function; i.e. the output logical states
system is to design a MAC unit using reversible uniquely defines the input logical states of the
logic with least number of gates, number of computational operation.
garbage outputs, delay and quantum cost in
order to prove it as an efficient design. 1.2 Problem Statement
For irreversible circuits, loosing one bit of
Keywords: Reversible logic, Feynman gate, information dissipates (kTln2) joules of heat energy,
Peres gate, HNG gate, garbage outputs, Quantum where k is Boltzmann's constant and T is the
cost, Quantum implementation. absolute temperature. The reversible circuits do not
dissipate energy as much as irreversible circuits.
1. INTRODUCTION Thus, energy dissipation is proportional to the
1.1 Introduction number of bits lost during computation. The
Reversible computing is a model of reversible circuits do not lose information and can
computing where the computational process to some generate unique outputs from specified inputs and
extent is reversible, i.e., time-invertible. A necessary vice versa (there is a one-to-one mapping between
condition for reversibility of a computational model inputs and outputs). In order to achieve low power
is that the transition function mapping states to their designs Quantum computing and reversible circuits
successors at a given later time should be one-to- are used.
one. Reversible computing is generally considered 1.3 Aim
an unconventional form of computing. There are two In the majority of digital signal processing
major, closely-related, types of reversibility that are (DSP) applications the critical operations are the
of particular interest for this purpose: physical multiplication and accumulation. Real-time signal
reversibility and logical reversibility. A process is processing requires high speed and high throughput
said to be physically reversible if it results in no Multiplier-Accumulator (MAC) unit that consumes
increase in physical entropy; it is isentropic. These low power, which is always a key to achieve a high
circuits are also referred to as charge recovery logic performance digital signal processing system. The
or adiabatic computing. Although in practice no main aim of the proposed system is to highlight an
nonstationary physical process can be exactly efficient design of a reversible MAC unit in order to
physically reversible or isentropic, there is no known prove that new circuit outperforms the previously
limit to the closeness with which we can approach proposed one in terms of number of gates, number of
perfect reversibility, in systems that are sufficiently garbage outputs, delay and quantum cost.
1848 | P a g e
2. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
1.4 Proposed System which is not used as input to other gate or as a
A MAC unit is used to perform the primary output is called garbage output.
multiplication and accumulation operations together In digital design energy loss is considered as an
to avoid unnecessary overhead on the processor in important performance parameter. Part of the energy
terms of processing time and the on-chip memory dissipation is related to non-ideality of switches and
requirements. For example, in digital signal materials. Higher levels of integration and new
processing, FFT ( Fast Fourier Transform) is most fabrication processes have dramatically reduced the
widely used where number of multiplications and heat loss over the last decades. The power
additions should be performed simultaneously. The dissipation in a circuit can be reduced by the use of
following expression represents a Fast Fourier Reversible logic. Landauer’s principle states that
Transform. irreversible computations generates heat of (KTln2)
for every bit of information lost, where K is
Boltzmann’s constant and T the absolute
temperature at which the computation performed.
Bennett showed that if a computation is carried out
in Reversible logic zero energy dissipation is
Most of the power consumption occurs possible, as the amount of energy dissipated in a
during this data manipulation. Therefore to minimize system is directly related to the number of bits
the power consumption this block should be erased during computation. The design that does not
replaced by a Reversible MAC unit. result in information loss is irreversible. A set of
For efficient designing of a reversible reversible gates are needed to design reversible
circuit several criteria are needed to be considered: circuit. Several such gates are proposed over the past
Minimize the number of gates as possible. decades. Arithmetic circuits such as Adders,
Minimize the quantum cost of the circuit. Subtractors, Multipliers and Dividers are the
Total number of garbage outputs and usage of essential blocks of a Computing system. Dedicated
constant inputs should be minimized. By Adder/Subtractor circuits are required in a number
maintaining the above parameters and observing the of Digital Signal Processing applications. Several
previous design, we have proposed a novel designs for binary Adders and Subtractors are
Reversible MAC unit. investigated based on Reversible logic.
The proposed MAC unit is a 4-bit Multiplier along Minimization of the number of Reversible gates,
with a 8-bit adder and a 9-bit accumulator Register Quantum cost and garbage inputs/outputs are the
which uses Feynman Gates for producing fan outs, focus of research in Reversible logic.
HNG gates as adders and Peres gates for producing
the partial products. 2.1 Reversible Gates
The simplest Reversible gate is NOT gate
2. THEORETICAL OUTLINE and is a 1*1 gate. Controlled NOT (CNOT) gate is
Reversible computing was started when the an example for a 2*2 gate. There are many 3*3
basis of thermodynamics of information processing Reversible gates such as F, TG, PG and TR gate.
was shown that conventional irreversible circuits The Quantum Cost of 1*1 Reversible gates is zero,
unavoidably generate heat because of losses of and Quantum Cost of 2*2 Reversible gates is one.
information during the computation. The different Any Reversible gate is realized by using 1*1 NOT
physical phenomena can be exploited to construct gates and 2*2 Reversible gates, such as V, V+ (V is
reversible circuits avoiding the energy losses. One of square root of NOT gate and V+ is its hermitian) and
the most attractive architecture requirements is to FG gate which is also known as CNOT gate. The V
build energy lossless small and fast quantum and V+ Quantum gates have the property given in
computers. Most of the gates used in digital design the Equations 1, 2 and 3.
are not reversible for example NAND, OR and V * V = NOT ……………… (1)
EXOR gates. A Reversible circuit/gate can generate V * V+ = V+ * V = I ……….. (2)
unique output vector from each input vector, and V+ * V+ = NOT ……………. (3)
vice versa, i.e., there is a one to one correspondence
between the input and output vectors. Thus, the The Quantum Cost of a Reversible gate is calculated
number of outputs in a reversible gate or circuit has by counting the number of V, V+ and CNOT gates.
the same as the number of inputs, and commonly 2.1.1 NOT Gate
used traditional NOT gate is the only reversible gate. The Reversible 1*1 gate is NOT Gate with zero
Each Reversible gate has a cost associated with it Quantum Cost is as shown in the Figure 1.
called Quantum cost. The Quantum cost of a
Reversible gate is the number of 2*2 Reversible
gates or Quantum logic gates required in designing.
One of the most important features of a Reversible Figure1. NOT gate
gate is its garbage output i.e., every input of the gate
1849 | P a g e
3. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
2.1.2 Feynman / CNOT Gate the prominent functionalities of the HNG gate is that
The Reversible 2*2 gate with Quantum it can work singly as a reversible full adder unit.
Cost of one having mapping input (A, B) to output
(P = A, Q = AÅ B) is as shown in the Figure 2. Its
Quantum implementation is as shown in Figure 3.
Figure 8. Reversible HNG gate as a reversible full
Figure 2. Feynman gate /CNOT gate adder
If the input vector is (A, B, Cin, 0), then the output
vector P=A, Q=Cin, R=Sum, S=Cout
Figure 3. Quantum implementation of
Feynman/CNOT gate
2.1.3 Toffoli Gate
The 3*3 Reversible gate with three inputs and three Figure 9. Reversible HNG gate as a reversible full
outputs. The inputs (A, B, C) mapped to the outputs adder
(P=A, Q=B, R=A.BÅ C) is as shown in the Figure 4. The Quantum cost of HNG gate is 6 with a time
delay of 6.
Figure 4. Toffoli gate
Toffoli gate is one of the most popular Reversible Figure 10. Quantum implementation of HNG gate
gates and has Quantum Cost of 5. It requires 2V, 1
V+ and 2 CNOT gates. Its Quantum implementation 3. IMPLEMENTATION OF MULTIPLIER AND
is as shown in Figure 4. ACCUMULATE (MAC) UNIT
In the majority of digital signal processing
(DSP) applications the critical operations usually
involve many multiplications and/or accumulations.
For real-time signal processing, a high speed and
high throughput Multiplier-Accumulator (MAC) is
Figure 5. Quantum implementation of Toffoli gate
always a key to achieve a high performance digital
signal processing system. In the last few years, the
2.1.4 Peres Gate main consideration of MAC design is to enhance its
The three inputs and three outputs i.e., 3*3 speed. This is because, speed and throughput rate is
reversible gate having inputs (A, B, C) mapping to
always the concern of digital signal processing
outputs (P = A, Q = AÅ B, R = (A.B) Å C). Since it
system. Pipelined multiplier / accumulator
requires 2 V+, 1 V and 1 CNOT gate, it has the architectures and circuit design techniques which are
Quantum cost of 4. The Peres gate and its Quantum
suitable for implementing high throughput signal
implementation are as shown in the Figure 6 and 7
processing algorithms and at the same time achieve
respectively.
low power consumption. A conventional MAC unit
consists of (fast multiplier) multiplier and an
accumulator that contains the sum of the previous
consecutive products. The function of the MAC unit
is given by the following equation:
Figure 6. Peres gate F = Σ A i Bi
Figure 7. Quantum implementation of Peres gate
2.1.5 HNG Gate
The HNG gate is shown in Fig below,
where each output is annotated with the Figure 11: Basic structure of MAC
corresponding logic expression. For more
information about reversible logic gates see. One of
1850 | P a g e
4. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
needs to use feedbacks and loops to compensate for
the iterative portion. This design is too slow and not
suitable for the reversible implementation. The
second type (i.e., parallel multiplier), conventionally,
consists of two main steps:
Partial product generation
Multi-operand addition
Partial products are independently computed in
parallel–Consider two binary numbers A and B, of
m and n bits, respectively.
Figure 12: MAC architecture There are mn summands that are produced in
parallel by a set of mn AND gates –n x n multiplier
The main goal of a DSP processor design is requires n(n-2) full adders, n half-adders and n2
to enhance the speed of the MAC unit, and at the AND gates. The basic cell of the parallel array
same time limit the power consumption. In a multiplier is shown in the figure . In this project a
pipelined MAC circuit, the delay of pipeline stage is 4x4 parallel array multiplier is designed using
the delay of a 1-bit full adder (Jou, Chen, Yang and reversible logic gates: Peres Gate in place of AND
Su, 1995) . Estimating this delay will assist in gate and PFAG gate in place of Full Adder.
identifying the overall delay of the pipelined MAC.
In this work, 1-bit full adder is designed. Area,
power and delay are calculated for the full adder,
based on which the pipelined MAC unit is designed
for low power.
3.1 Multiplier and Accumulator Unit
MAC is composed of an adder, multiplier
and an accumulator. Usually adders implemented are
Carry- Select or Carry-Save adders, as speed is of
utmost importance in DSP (Chandrakasan, Sheng, &
Brodersen, 1992 and Weste & Harris, 3rd Ed). One
implementation of the multiplier could be as a
parallel array multiplier. The inputs for the MAC are
Figure 13. Basic cell of a parallel array multiplier
to be fetched from memory location and fed to the
multiplier block of the MAC, which will perform
3.3 Design of Reversible Multiplier
multiplication and give the result to adder which will
The proposed reversible multiplier is
accumulate the result and then will store the result
designed in two phases.
into a memory location. This entire process is to be
Part I: Partial Product Generation (PPG)
achieved in a single clock cycle (Weste & Harris,
Part II: Multi-Operand Addition (MOA)
3rd Ed). Figure 12 is the architecture of the MAC
The operation of a 4*4 reversible multiplier is shown
unit which had been designed in this work. The
in Figure 15. It consists of 16 Partial product bits of
design consists of one 9 bit register, one 4-bit
the X and Y inputs to perform 4 * 4 multiplications.
The product of Ai X Bi is always fed back into the
However, it can be extended to any other n * n
9-bit Ripple Carry accumulator and then added again
reversible multiplier.
with the next product Ai x Bi. This MAC unit is
In this we design a multiplier using
capable of multiplying and adding with previous
reversible gates. The reversible gates used in the
product consecutively up to as many as eight times.
design of multiplier are Peres gate and Peres full
Operation: Output = Σ Ai Bi
adder gate.
In this paper, the design of 4x4 MAC unit is
carried out that can perform accumulation on 8 bit
number. This MAC unit has 9 bit output and its
operation is to add repeatedly the multiplication
results. The total design area is also being inspected
by observing the total count of transistors. Power
delay product is calculated by multiplying the power
consumption result with the time delay. Figure 14. The operation of the 4×4 parallel
multiplier
3.2 Multiplication Concepts
There are two types of multipliers which 3.3.1 Partial Product Generation:
are known as sequential and parallel multipliers. The Partial products can be generated in parallel
first type iteratively computes the final product. It using 16 Peres gates as shown in Figure 16. This
1851 | P a g e
5. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
uses 16 Peres gates and is a better circuit as it has
less hardware complexity and quantum cost
compared to other gates. An important point that
should be considered is that in an n×n parallel
multiplier (in reversible logic) for generating partial
products in parallel, n copies of each bit of the
operands are needed. Therefore, some fan-out gates
are needed. The number of fan-out gates needed for
the reversible 4×4 multiplier is 24
Figure 16. The concept of product generation
3.3.2 Reversible multiplier and accumulator The accumulator and buffer both are as
circuit shown in figure 18. This circuit is constructed using
The operation of the 4x4 multiplier is the HNG, PG and FG gates. HNG gate is used as full
depicted in Figure 2.4. It consists of 16 partial adder to serve as the accumulator and the FG gates
product bits of the form xi.yi. are used to serve as the buffer circuits. Each HNG
The reversible 4x4 multiplier circuit has gate produces 2 garbage outputs since we have not
two parts. First, the partial products are generated in used the two outputs P & Q as shown in figure 19.
parallel using Peres gates shown in Figure 2.3. Then, The final output
the addition is performed. The
Figure 17. Product generation circuit using HNG &
Peres gates
Figure 15. Partial Product generation circuit using
Peres gates
basic cell for such a multiplier is a Full
Adder (FA) accepting three bits and one constant
input. We use PFAG gate as reversible full adder. Figure 18. Proposed 4x4 reversible multiply and
The proposed reversible multiplier circuit uses eight accumulate circuit using HNG gates and Feynman
reversible PFAG full adders. In addition, it needs gates.
four reversible half adders. It is possible to use contains 9 bits including the carry
PFAG gate as half adder as mentioned earlier in this generated during accumulation. The role of the FG
study, but we use Peres gate as reversible half adder gate is to serve as the buffer which can be cleared
because it has less hardware complexity and referring the figure 20 first input(A) of FG gate is
quantum cost compared to the PFAG gate (quantum SUM output og the HNG gate which will be brought
cost of Peres gate is 4 whereas for PFAG it is 8). out unchanged since the other input of the gate is
made ‘0’. The other output, which is A is fed back to
3.4 Accumulator unit the HNG gate to serve as the prevous output. The
The circuit of figure 15 using the peres FG gate is used here since there is no fanout in
gates is a bit-wise multiplier which generates the reversible logic. Furthur, it does not produce any
partial products PP0 to PP15 for a 4x4 multiplication garbage outputs.
and these partial products will be supplied to the
multiplier circuit shown in figure 16. The
multiplier’s construction concept is shown in figure
17 which developed based on multiplication shown
in figure 14. The circuit of figure 16 ( using FA, Figure:19. HNG gate
HA) uses 4 Half adders and 8 Full adders. The
circuit of the multiplier is in fact an adder producing
the 8-bit product output P0 to P7.
Figure 20. Feynman gate /CNOT gate
1852 | P a g e
6. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
4. RESULTS AND DISCUSSION make it reversible is called constant input. Our
4.1 Evaluation of the proposed reversible proposed reversible multiplier circuit requires 28
multiplier circuit: constant inputs, but the design in [17] requires 31
The proposed reversible multiplier circuit is constant inputs, the design in [18] requires 34
more efficient than the existing circuits presented in constant inputs and the design in [19] requires 32
[17-19]. Evaluation of the proposed circuit can be constant inputs. So, we can state that our design
comprehended easily with the help of the approach is better than all the existing designs in
comparative results in Table 4.1. terms of number of constant inputs.
Table 1: Comparative results of various reversible Comparing our proposed reversible multiplier circuit
multipliers with the existing circuits in [17-19], it is found that
No the proposed design approach requires 28 reversible
No of logic gates but the existing design in [17] requires 40
of No of
Multipli Garba reversible gates and the existing design in [18]
Logi Consta Total Logical
er ge requires 29 reversible gates. So, the proposed circuit
c nt Calculations
Design output is better than [17, 18] in term of number of
Gate Inputs
s reversible logic gates, which is one of the other main
s
This factors in reversible circuit design. It is to be noted
28 52 28 80a+36ß that the existing design in [19] also requires 28
Work
[19] 28 56 32 92a+52ß+36d reversible gates.
110a+103ß+7 From the above discussion we can conclude that the
[18] 29 58 34 reversible MAC unit we designed is best suited for
1d
the future technology.
80a+100ß+68
[17] 40 56 31
d
The only difference between partial 5. SIMULATION RESULTS
products generation block in our design with the 5.1 Simulation Results for Reversible gates
existing designs in [17, 18] is the use of Peres gates The waveform shown below is the
instead of Fredkin gates. This structure is proposed simulation results for PG GATE. Here the PG
in [19]. We use it because the Peres gates have less GATE having 3 inputs named as A, B & C and the
logical calculation and less quantum cost than the ouputs are named as P, Q & R. The simulation
Fredkin gates. results for PG GATE are observed by taking all
Garbage output refers to the output of the combinations of the inputs. The ouputs verified with
reversible gate that is not used as a primary output or reference to the PG GATE definition.
as input to other gates. One of the other major
constraints in designing a reversible logic circuit is
to lessen number of garbage outputs. Our proposed
reversible multiplier circuit produces 52 garbage
output, but the design in [17] produces 56 garbage
outputs, the design in [18] produces 58 garbage Figure 21: Simulation results of HNG Gate
outputs and the design in [19] produces 56 garbage
outputs. So, we can state that our design approach is
better than all the existing counterparts in term of
number of garbage outputs.
Table 2: Comparision of this work with the earlier
Figure 22: Simulation results of PG Gate
ones
150
Constant
100 Inputs Figure 23: Simulation results of Feynmen Gate
50 Garbage Simulation Results Multiplier is constructed by
5.2. of Reversible MAC blocks
The Reversible
0 outputs
structural model by using two gates such as PG
GATE and HNG GATE as components.
This work
[19]
[18]
[17]
Logic Gates The waveform shown below is the
Number of constant inputs is one of the simulation results of final Reversible Multiplier.
other main factors in designing a reversible logic Here the Multiplier has two four bit inputs x and y.
circuit. The input that is added to an nxk function to So, the result is eight bit denoted by p. The output
1853 | P a g e
7. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
can be verified by taking some possible inputs and circuit can be generalized for N x N bit
observing the outputs. multiplication.
The prospect for further research includes
the reversible implementation of more complex
arithmetic circuits with less garbage outputs and low
quantum cost.
REFERENCES
Figure 24:Simulation Results For Partial Product [1]. Landauer, R., 1961. Irreversibility and heat
Term Generator Of Multiplier generation in the computing process, IBM
J. Research and Development, 5 (3): 183-
191.
[2]. Bennett, C.H., 1973. Logical reversibility
of computation, IBM J. Research and
Figure 25: Simulation Results of Proposed Product Development, 17: 525-532.
Generator. [3]. Kerntopf, P., M.A. Perkowski and M.H.A.
Khan, 2004. On universality of general
reversible multiple valued logic gates, IEEE
Proceeding of the 34th international
symposium on multiple valued logic
Figure 26: Simulation Results of Proposed (ISMVL’04), pp: 68-73.
Reversible Multiplier. [4]. Perkowski, M., A. Al-Rabadi, P. Kerntopf,
A.Buller, M. Chrzanowska-Jeske, A.
Mishchenko, M.Azad Khan, A. Coppola, S.
Yanushkevich, V.Shmerko and L. Jozwiak,
2001. A general decomposition for
reversible logic, Proc.RM’2001, Starkville,
pp: 119-138.
[5]. Perkowski, M. and P. Kerntopf, 2001.
Reversible Logic. Invited tutorial, Proc.
EURO-MICRO, Sept 2001, Warsaw,
Poland.
[6]. Thapliyal Himanshu, and M.B. Srinivas,
2005. Novel reversible TSG gate and its
application for designing reversible carry
look ahead adder and other adder
architectures, Proceedings of the 10th Asia-
Figure 27: Simulation Results of Proposed Pacific Computer Systems Architecture
Reversible Multiplier. Conference (ACSAC 05). Lecture Notes of
The Multiplier is designed by using two Computer Science, Springer-Verlag, 3740:
reversible logic gates: PG Gate and HNG gate. 775-786.
These two gates are described by using Dataflow [7]. Saiful Islam, M.D. and M.D. Rafiqul Islam,
model. The multiplier is described by Structural 2005.Minimization of reversible adder
model. circuits. Asian J.Inform. Tech., 4 (12):
1146-1151.
6. CONCLUSION AND FUTURE WORK [8]. Feynman, R., 1985. Quantum mechanical
MAC unit is a basic arithmetic cell in computer computers, Optics News, 11: 11-20.
processing units. Furthermore, reversible [9]. Toffoli T., 1980. Reversible computing,
implementation of this unit is necessary for quantum Tech Memo MIT/LCS/TM-151. MIT Lab
computers. Targeting this purpose, various designs for Computer Science.
can be found in the literature. [10]. Fredkin, E. and T. Toffoli, 1982.
We designed a novel 4x4 bit reversible Conservative logic. Int’l J. Theoretical
multiplier circuit using Peres gates and HNG gates. Physics, 21: 219-253.
Table 4.1 demonstrates that the proposed reversible [11]. Peres, A., 1985. Reversible logic and
multiplier circuit is better than the existing designs quantum computers, Physical Review: A,
in terms of hardware complexity, number of gates, 32 (6): 3266-3276.
garbage outputs and constant inputs. Furthermore, [12]. Azad Khan, Md.M.H., 2002. Design of full
the restrictions of reversible circuits were highly adder with reversible gate. International
avoided. The proposed reversible 4x4 multiplier Conference on Computer and Information
1854 | P a g e
8. Shaik Nasar, K. Subbarao / International Journal of Engineering Research and Applications
(IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 2, Issue5, September- October 2012, pp.1848-1855
Technology, Dhaka, Bangladesh, pp: 515-
519.
[13]. Haghparast, M. and K. Navi, 2007. A
Novel Reversible Full Adder Circuit for
Nanotechnology Based Systems. J. Applied
Sci., 7 (24): 3995-4000.
[14]. Haghparast, M. and K. Navi, 2008. Design
of a Novel Fault Tolerant Reversible Full
Adder For Nanotechnology Based Systems
, World Appl. Sci.J., 3 (1): 114-118.
[15]. Haghparast M. and K. Navi, 2008. A Novel
reversible BCD adder for nanotechnology
based systems. Am. J. Applied Sci., 5 (3):
282-288.
[16]. Haghparast M. and K. Navi, 2008. A Novel
Fault Tolerant Reversible Gate For
Nanotechnology Based Systems. Am. J.
Applied Sci., 5 (5): 519-523.
[17]. Thaplyal, H., M.B. Srinivas and H.R.
Arabnia, 2005. A Reversible Version of
4x4 Bit Array Multiplier With Minimum
Gates and Garbage Outputs, The 2005
International Conference on Embedded
System and Applications (ESA'05), Las
Vegas, USA, pp: 106-114.
[18]. Thaplyal, H. and M.B. Srinivas, 2006.
Novel Reversible Multiplier Architecture
Using Reversible TSG gate. IEEE
international Conference on Computer
Systems and Applications, pp: 100-103.
[19]. Shams, M., M. Haghparast and K. Navi,
2008. Novel Reversible Multiplier Circuit
in Nanotechnology. World Appl. Sci. J., 3
(5): 806-810.
[20].
http://en.wikipedia.org/wiki/Reversible_co
mputing.
[21].
http://en.wikipedia.org/wiki/Binary_multipl
ier.
[22]. A VHDL Primer – J. Bhasker, Pearson
Education/ PHI, 3rd Edition.
[23]. Fundamentals of Digital Logic Design with
VHDL – Stephen Brown and Zvonko
Vranesic, McGraw Hill, 2nd Edition.
[24]. Digital Systems Design Using VHDL –
Charles H. Roth Jr., PWS Publications, 2nd
Edition.
[25]. Digital Design Principles & Practices – John
F. Wakerly, PHI/ Pearson Education Asia,
3rd Edition.
1855 | P a g e