This document summarizes research on characterizing the breakdown of interconnect dielectrics in integrated circuits. It presents a dual voltage ramp rate methodology to distinguish variations due to manufacturing from actual material defects. The results show the breakdown voltage distribution is predominantly impacted by variations in minimum line spacing, and extraction of breakdown parameters indicates a low zero-field activation energy and temperature-independent field acceleration parameter for the materials tested.