This document provides an introduction to the 8085 microprocessor. It discusses the basic concepts of microprocessors including the internal components of a microprocessor like the ALU and control unit. It describes the different parts of the 8085 architecture like the accumulator, registers, flags, and arithmetic logic unit. It also explains the addressing modes, instruction set, and interrupts of the 8085 microprocessor. Various instructions of the 8085 like data transfer, arithmetic, and logic instructions are discussed along with examples.
The document discusses the 8085 microprocessor. It provides details on its architecture, components, registers, addressing modes, and applications. The key points are:
1. The 8085 is an 8-bit microprocessor that serves as the central processing unit of a computer. It contains an ALU, registers, and a control unit.
2. It has general purpose registers like the accumulator, flags, program counter, and stack pointer. Instructions are fetched and executed sequentially.
3. The 8085 supports various addressing modes like immediate, register, direct, and indirect addressing to access memory locations and transfer data.
4. Microprocessors are used in applications like instrumentation, control systems, communication devices,
This document outlines the objectives and content of a course on microprocessors and their applications. The course aims to introduce students to the architecture, programming, and interfacing of 8085 and 8086 microprocessors as well as 8051 microcontrollers. The five units cover the 8085 CPU and peripheral interfacing, 8086 CPU, 8051 microcontroller hardware and programming, and 8051 applications. Students will learn about microprocessor components, assembly language programming, timing diagrams, interrupts, memory interfacing, and interfacing with devices like serial ports, parallel ports, keyboards, displays, and sensors. Reference textbooks are provided for each topic.
The document discusses the 8085 microprocessor. It defines a microprocessor as a programmable logic device that reads binary instructions from memory, accepts binary data as input, processes data according to instructions, and provides results as output. The microprocessor consists of an arithmetic logic unit, registers, and a control unit. It communicates with memory and input/output devices via buses to fetch and execute instructions and transfer data. The document provides details on the components and functioning of a generic microprocessor.
This document provides an introduction to microcomputers and microprocessors. It discusses how a microprocessor is the central processing unit (CPU) of a microcomputer. A microcomputer system consists of a CPU (microprocessor), memory, and input/output devices connected by buses. The document then traces the evolution of microprocessors from the first 4-bit Intel 4004 in 1971 to more advanced 32-bit and 64-bit processors over subsequent decades. It provides details on characteristics of important processors like the Intel 8085, 8086, 80386, and Pentium series. The document concludes with information on the internal structure of the Intel 8085 microprocessor.
Microprocessor & Microcontoller short questions with answersMathankumar S
A microprocessor is a programmable logic device that processes data according to instructions stored in memory. It contains an arithmetic logic unit (ALU), registers, and a control unit. A microcontroller is a microprocessor with integrated memory and input/output interfaces on a single chip. Microprocessors are used in microcontroller-based systems for applications like measurement, display, control, and machine speed control. Common instructions include MOV to move data, ADD for arithmetic, and JMP to change the program sequence.
The document provides an overview of microprocessors and the 8085 microprocessor architecture. It discusses that a microprocessor is a programmable VLSI chip that includes an ALU, registers, and control circuits. The 8085 is an 8-bit microprocessor that can address 64KB of memory. It has three main functional blocks - a register array, ALU and logical group, and instruction decoder/timing and control circuitry. The document also describes the various registers, buses, pins and control signals of the 8085 microprocessor.
The document discusses the introduction to microprocessors and microcomputers. It begins by defining a microcomputer as a small, inexpensive computer with a microprocessor as its central processing unit. It then covers topics like the block diagram of a microcomputer, machine language, assembly language, what is a microprocessor, and the working of a microprocessor. It also provides details about the 8085 microprocessor architecture including its register array, ALU, instruction decoding, interrupts, I/O ports, pin descriptions and status signals.
The document discusses the architecture and features of the Intel 8085 microprocessor. It can address up to 64KB of memory using its 16-bit address bus. It has an 8-bit arithmetic logic unit (ALU) and six 8-bit general purpose registers that can be combined into register pairs. The control unit provides timing and control signals. The 8085 has interrupt capabilities and can perform serial I/O communication. It requires a single +5V power supply and operates at speeds up to 3MHz.
The document discusses the 8085 microprocessor. It provides details on its architecture, components, registers, addressing modes, and applications. The key points are:
1. The 8085 is an 8-bit microprocessor that serves as the central processing unit of a computer. It contains an ALU, registers, and a control unit.
2. It has general purpose registers like the accumulator, flags, program counter, and stack pointer. Instructions are fetched and executed sequentially.
3. The 8085 supports various addressing modes like immediate, register, direct, and indirect addressing to access memory locations and transfer data.
4. Microprocessors are used in applications like instrumentation, control systems, communication devices,
This document outlines the objectives and content of a course on microprocessors and their applications. The course aims to introduce students to the architecture, programming, and interfacing of 8085 and 8086 microprocessors as well as 8051 microcontrollers. The five units cover the 8085 CPU and peripheral interfacing, 8086 CPU, 8051 microcontroller hardware and programming, and 8051 applications. Students will learn about microprocessor components, assembly language programming, timing diagrams, interrupts, memory interfacing, and interfacing with devices like serial ports, parallel ports, keyboards, displays, and sensors. Reference textbooks are provided for each topic.
The document discusses the 8085 microprocessor. It defines a microprocessor as a programmable logic device that reads binary instructions from memory, accepts binary data as input, processes data according to instructions, and provides results as output. The microprocessor consists of an arithmetic logic unit, registers, and a control unit. It communicates with memory and input/output devices via buses to fetch and execute instructions and transfer data. The document provides details on the components and functioning of a generic microprocessor.
This document provides an introduction to microcomputers and microprocessors. It discusses how a microprocessor is the central processing unit (CPU) of a microcomputer. A microcomputer system consists of a CPU (microprocessor), memory, and input/output devices connected by buses. The document then traces the evolution of microprocessors from the first 4-bit Intel 4004 in 1971 to more advanced 32-bit and 64-bit processors over subsequent decades. It provides details on characteristics of important processors like the Intel 8085, 8086, 80386, and Pentium series. The document concludes with information on the internal structure of the Intel 8085 microprocessor.
Microprocessor & Microcontoller short questions with answersMathankumar S
A microprocessor is a programmable logic device that processes data according to instructions stored in memory. It contains an arithmetic logic unit (ALU), registers, and a control unit. A microcontroller is a microprocessor with integrated memory and input/output interfaces on a single chip. Microprocessors are used in microcontroller-based systems for applications like measurement, display, control, and machine speed control. Common instructions include MOV to move data, ADD for arithmetic, and JMP to change the program sequence.
The document provides an overview of microprocessors and the 8085 microprocessor architecture. It discusses that a microprocessor is a programmable VLSI chip that includes an ALU, registers, and control circuits. The 8085 is an 8-bit microprocessor that can address 64KB of memory. It has three main functional blocks - a register array, ALU and logical group, and instruction decoder/timing and control circuitry. The document also describes the various registers, buses, pins and control signals of the 8085 microprocessor.
The document discusses the introduction to microprocessors and microcomputers. It begins by defining a microcomputer as a small, inexpensive computer with a microprocessor as its central processing unit. It then covers topics like the block diagram of a microcomputer, machine language, assembly language, what is a microprocessor, and the working of a microprocessor. It also provides details about the 8085 microprocessor architecture including its register array, ALU, instruction decoding, interrupts, I/O ports, pin descriptions and status signals.
The document discusses the architecture and features of the Intel 8085 microprocessor. It can address up to 64KB of memory using its 16-bit address bus. It has an 8-bit arithmetic logic unit (ALU) and six 8-bit general purpose registers that can be combined into register pairs. The control unit provides timing and control signals. The 8085 has interrupt capabilities and can perform serial I/O communication. It requires a single +5V power supply and operates at speeds up to 3MHz.
This document provides an overview of microprocessors and interfacing topics. It begins with an introduction and syllabus covering microprocessor architecture, the 8085 microprocessor, and common interfacing chips. It then defines microprocessors and describes their characteristics. The rest of the document discusses the 8085 and 8086 microprocessors in detail, covering their architecture, instruction sets, addressing modes, and interfacing. It provides examples of real-world microprocessor applications and concludes with questions about related topics.
The document provides an introduction to the 8085 microprocessor. It discusses the basic components of a microcomputer including the CPU, memory (RAM and ROM), and I/O unit. It then describes the internal structure of the 8085 CPU including its registers, flag bits, program counter, and stack pointer. The document outlines the 8085 bus structure including its address bus, data bus, and control signals. It provides timing diagrams for opcode fetch, memory read, and memory write operations. Finally, it discusses addressing modes, instruction size, and includes a table of the 8085 instruction set.
The document discusses the 8085 microprocessor. It provides details on its architecture, components, registers, addressing modes, and applications. Some key points:
- The 8085 is an 8-bit microprocessor that serves as the central processing unit of a computer. It contains an ALU, registers, flag registers and more.
- It has various addressing modes like immediate, register, direct, and indirect to access memory locations and transfer data.
- Registers like the accumulator, program counter, and stack pointer help process instructions and move data. Flag registers store status codes.
- Applications include uses in calculators, industrial controllers, communication systems, office automation, and more due to its low cost
The document discusses the microprocessor 8085. It covers the following topics over 5 weeks: basic concepts of microprocessors, the architecture of the 8085, addressing modes and instruction set, interrupts, and peripherals. The 8085 is an 8-bit microprocessor that uses 246 bit patterns to form its 74 instruction set. An assembly language uses mnemonics like "INR A" to represent instructions, making programs easier for humans to understand compared to machine language.
The document discusses the architecture of the 8085 microprocessor. It describes the main components of a processor system including the CPU, ALU, registers, memory and I/O interfaces. It then provides details on the internal architecture of the 8085 CPU, describing its registers including the program counter, accumulator, flags register and stack pointer. It also explains the address bus, data bus and control bus and how the 8085 uses time-sharing of address/data lines.
The document discusses Microprocessor and its Applications. It contains 28 questions related to microprocessors, their basic units, addressing modes, interrupts, assembly language instructions, and more. Specifically, it discusses the 8085 and 8051 microcontrollers, explaining concepts like multiplexing, flags, machine cycles, timing diagrams, and memory mapping.
The document discusses the Intel 8085 microprocessor. It is an 8-bit microprocessor from Intel, introduced in 1976. It has an internal architecture consisting of an arithmetic logic unit, timing and control unit, and registers. It has 40 pins, uses a 5V power supply, has a clock speed of around 3MHz, and contains 80 basic instructions. The document provides a block diagram of the Intel 8085 and describes its status flags and pin configuration.
This document discusses the basics of microprocessors and the 8085 microprocessor. It begins with definitions of a microprocessor and its basic units. It then discusses multiplexing and how the 8085 demultiplexes address and data lines. It explains the functions of the IO/M, READY, HOLD and HLDA signals in the 8085. It defines flags and lists the flags in the 8085. It also defines terms like mnemonics, machine cycles, instruction cycles, fetch and execute cycles. It lists the machine cycles of the 8085 and explains the need for timing diagrams. It defines terms like T-state, opcode and operand. It discusses addressing modes in the 8085. It compares memory mapped I/
This document discusses the internal architecture and pin configuration of the 8085 microprocessor. It contains the following key points:
- The 8085 is an 8-bit microprocessor that can address 64KB of memory and has 40 pins. It operates at a maximum frequency of 3MHz.
- The internal architecture of the 8085 includes registers, an ALU, instruction decoder, address buffer, and timing/control circuitry. It has general purpose registers, temporary registers, and special purpose registers.
- The 8085 has 16 address lines split into two 8-bit segments, as well as control/status signals like RD, WR, INT, and ALE. It uses pins for power supply, clock signals
The document discusses the 8085 microprocessor. It presents information about its features, pin configuration, architecture, registers, bus structure, advantages, and disadvantages. The 8085 is an 8-bit microprocessor with 8 data lines, 16 address lines, and a clock frequency of 3MHz. It has features like 8-bit operations, 64KB memory capacity, and 74 instructions with 5 addressing modes. The document concludes that while the 8085 had benefits like a 5V power supply, it also had limitations like low speed and small memory that led to later versions like the 8086.
This document provides an introduction to the 8085 microprocessor. It describes the main components of the 8085 including the ALU, register set, flags, and pin diagram. It also explains the addressing modes, instruction set, and basics of writing assembly language programs for the 8085 microprocessor.
This document provides information about the Microprocessors and Microcontrollers course EE8551. After completing the course, students will gain knowledge and be eligible for positions like Electronics Engineer, IOT Engineer, and Embedded Developer. The course will impart knowledge on topics like the architecture of 8085 and 8051 microprocessors and microcontrollers, addressing modes, interrupts, and programming in assembly language. It will develop the ability to explain microprocessor architecture and write assembly programs. The document then provides background information on microprocessors, their applications, evolution of Intel processors, architecture of 8085 processor, and interrupt concepts in 8085.
The document describes the functional block diagram and architecture of the 8085 microprocessor. It discusses the various components and buses that make up the 8085 including the address bus, data bus, control bus, registers, accumulator, flags, arithmetic logic unit, program counter, stack pointer, and timing and control unit. It provides details on how the microprocessor communicates with memory and peripheral devices using these components and buses to fetch and transfer data and instructions.
The document provides an overview of the 8051 microcontroller, including its features, applications, evolution, and architecture. Specifically, it discusses the 8051's 4K bytes of ROM, 128 bytes of RAM, four 8-bit I/O ports, two 16-bit timers, serial interface, and 64K external memory spaces. It also describes the 8051's registers, memory mapping, ports, timers/counters, and interrupt system. The document traces the evolution of microcontrollers from the Motorola 6801 in 1976 to modern 32-bit ARM and Intel processors used in devices like mobile phones.
The document provides historical context and technical details about microprocessors:
- Ted Hoff at Intel pioneered the concept of the microprocessor in the early 1970s with the Intel 4004, the first commercial microprocessor containing 2,300 transistors.
- The microprocessor is a programmable device that takes in data, performs arithmetic and logical operations according to instructions stored in memory, and outputs results. It reads binary instructions from memory to process data.
- The typical components of a programmable machine using a microprocessor are the microprocessor itself, input and output devices, and memory to store instructions and data. The microprocessor acts as the central processing unit (CPU) and communicates with memory and I
The document provides information about the microprocessor 8085, including its pin configuration, functional blocks, interrupts, and history. It begins with an overview of the 8085 pinout and architecture, describing the functions of pins like crystal inputs, reset inputs/outputs, and serial I/O pins. It then covers the different types of interrupts the 8085 can receive, such as TRAP, RST, and INTR interrupts, and how interrupts are prioritized and handled. The document concludes with a brief timeline of Intel microprocessor developments from the early 4004 to multi-core 64-bit processors.
This document provides an introduction to the 8085 microprocessor. It begins with defining microprocessors and their basic components like the ALU, control unit, and registers. It then describes the specific architecture of the 8085, including that it is an 8-bit processor that can access 64KB of memory. The document outlines the instruction set and addressing modes of the 8085 as well as its interrupts and peripheral interfacing. It provides details on the internal registers, timing and control, and machine cycles of the 8085. Finally, it discusses the instruction cycle and classifications of 8085 instructions based on size and function.
The document discusses the architecture of the Intel 8085 microprocessor. It describes the 8085 as an 8-bit microprocessor introduced in 1976 that uses a single +5 volt power supply. The internal architecture includes a control unit, arithmetic logic unit (ALU), registers including the accumulator, program counter, stack pointer, instruction register/decoder, and timing and control unit. The document also briefly discusses interrupts, serial I/O, and some applications of microprocessors like mobile phones, watches, and appliances.
The document discusses the architecture of the 8085 microprocessor. It describes the various units that make up the 8085 architecture including the accumulator, arithmetic logic unit, general purpose registers, program counter, stack pointer, temporary register, flags, instruction register and decoder, timing and control unit, interrupt control, and serial I/O control. It provides details on each of these units and how they work together to allow the 8085 microprocessor to function.
This document provides an overview of microprocessors and interfacing topics. It begins with an introduction and syllabus covering microprocessor architecture, the 8085 microprocessor, and common interfacing chips. It then defines microprocessors and describes their characteristics. The rest of the document discusses the 8085 and 8086 microprocessors in detail, covering their architecture, instruction sets, addressing modes, and interfacing. It provides examples of real-world microprocessor applications and concludes with questions about related topics.
The document provides an introduction to the 8085 microprocessor. It discusses the basic components of a microcomputer including the CPU, memory (RAM and ROM), and I/O unit. It then describes the internal structure of the 8085 CPU including its registers, flag bits, program counter, and stack pointer. The document outlines the 8085 bus structure including its address bus, data bus, and control signals. It provides timing diagrams for opcode fetch, memory read, and memory write operations. Finally, it discusses addressing modes, instruction size, and includes a table of the 8085 instruction set.
The document discusses the 8085 microprocessor. It provides details on its architecture, components, registers, addressing modes, and applications. Some key points:
- The 8085 is an 8-bit microprocessor that serves as the central processing unit of a computer. It contains an ALU, registers, flag registers and more.
- It has various addressing modes like immediate, register, direct, and indirect to access memory locations and transfer data.
- Registers like the accumulator, program counter, and stack pointer help process instructions and move data. Flag registers store status codes.
- Applications include uses in calculators, industrial controllers, communication systems, office automation, and more due to its low cost
The document discusses the microprocessor 8085. It covers the following topics over 5 weeks: basic concepts of microprocessors, the architecture of the 8085, addressing modes and instruction set, interrupts, and peripherals. The 8085 is an 8-bit microprocessor that uses 246 bit patterns to form its 74 instruction set. An assembly language uses mnemonics like "INR A" to represent instructions, making programs easier for humans to understand compared to machine language.
The document discusses the architecture of the 8085 microprocessor. It describes the main components of a processor system including the CPU, ALU, registers, memory and I/O interfaces. It then provides details on the internal architecture of the 8085 CPU, describing its registers including the program counter, accumulator, flags register and stack pointer. It also explains the address bus, data bus and control bus and how the 8085 uses time-sharing of address/data lines.
The document discusses Microprocessor and its Applications. It contains 28 questions related to microprocessors, their basic units, addressing modes, interrupts, assembly language instructions, and more. Specifically, it discusses the 8085 and 8051 microcontrollers, explaining concepts like multiplexing, flags, machine cycles, timing diagrams, and memory mapping.
The document discusses the Intel 8085 microprocessor. It is an 8-bit microprocessor from Intel, introduced in 1976. It has an internal architecture consisting of an arithmetic logic unit, timing and control unit, and registers. It has 40 pins, uses a 5V power supply, has a clock speed of around 3MHz, and contains 80 basic instructions. The document provides a block diagram of the Intel 8085 and describes its status flags and pin configuration.
This document discusses the basics of microprocessors and the 8085 microprocessor. It begins with definitions of a microprocessor and its basic units. It then discusses multiplexing and how the 8085 demultiplexes address and data lines. It explains the functions of the IO/M, READY, HOLD and HLDA signals in the 8085. It defines flags and lists the flags in the 8085. It also defines terms like mnemonics, machine cycles, instruction cycles, fetch and execute cycles. It lists the machine cycles of the 8085 and explains the need for timing diagrams. It defines terms like T-state, opcode and operand. It discusses addressing modes in the 8085. It compares memory mapped I/
This document discusses the internal architecture and pin configuration of the 8085 microprocessor. It contains the following key points:
- The 8085 is an 8-bit microprocessor that can address 64KB of memory and has 40 pins. It operates at a maximum frequency of 3MHz.
- The internal architecture of the 8085 includes registers, an ALU, instruction decoder, address buffer, and timing/control circuitry. It has general purpose registers, temporary registers, and special purpose registers.
- The 8085 has 16 address lines split into two 8-bit segments, as well as control/status signals like RD, WR, INT, and ALE. It uses pins for power supply, clock signals
The document discusses the 8085 microprocessor. It presents information about its features, pin configuration, architecture, registers, bus structure, advantages, and disadvantages. The 8085 is an 8-bit microprocessor with 8 data lines, 16 address lines, and a clock frequency of 3MHz. It has features like 8-bit operations, 64KB memory capacity, and 74 instructions with 5 addressing modes. The document concludes that while the 8085 had benefits like a 5V power supply, it also had limitations like low speed and small memory that led to later versions like the 8086.
This document provides an introduction to the 8085 microprocessor. It describes the main components of the 8085 including the ALU, register set, flags, and pin diagram. It also explains the addressing modes, instruction set, and basics of writing assembly language programs for the 8085 microprocessor.
This document provides information about the Microprocessors and Microcontrollers course EE8551. After completing the course, students will gain knowledge and be eligible for positions like Electronics Engineer, IOT Engineer, and Embedded Developer. The course will impart knowledge on topics like the architecture of 8085 and 8051 microprocessors and microcontrollers, addressing modes, interrupts, and programming in assembly language. It will develop the ability to explain microprocessor architecture and write assembly programs. The document then provides background information on microprocessors, their applications, evolution of Intel processors, architecture of 8085 processor, and interrupt concepts in 8085.
The document describes the functional block diagram and architecture of the 8085 microprocessor. It discusses the various components and buses that make up the 8085 including the address bus, data bus, control bus, registers, accumulator, flags, arithmetic logic unit, program counter, stack pointer, and timing and control unit. It provides details on how the microprocessor communicates with memory and peripheral devices using these components and buses to fetch and transfer data and instructions.
The document provides an overview of the 8051 microcontroller, including its features, applications, evolution, and architecture. Specifically, it discusses the 8051's 4K bytes of ROM, 128 bytes of RAM, four 8-bit I/O ports, two 16-bit timers, serial interface, and 64K external memory spaces. It also describes the 8051's registers, memory mapping, ports, timers/counters, and interrupt system. The document traces the evolution of microcontrollers from the Motorola 6801 in 1976 to modern 32-bit ARM and Intel processors used in devices like mobile phones.
The document provides historical context and technical details about microprocessors:
- Ted Hoff at Intel pioneered the concept of the microprocessor in the early 1970s with the Intel 4004, the first commercial microprocessor containing 2,300 transistors.
- The microprocessor is a programmable device that takes in data, performs arithmetic and logical operations according to instructions stored in memory, and outputs results. It reads binary instructions from memory to process data.
- The typical components of a programmable machine using a microprocessor are the microprocessor itself, input and output devices, and memory to store instructions and data. The microprocessor acts as the central processing unit (CPU) and communicates with memory and I
The document provides information about the microprocessor 8085, including its pin configuration, functional blocks, interrupts, and history. It begins with an overview of the 8085 pinout and architecture, describing the functions of pins like crystal inputs, reset inputs/outputs, and serial I/O pins. It then covers the different types of interrupts the 8085 can receive, such as TRAP, RST, and INTR interrupts, and how interrupts are prioritized and handled. The document concludes with a brief timeline of Intel microprocessor developments from the early 4004 to multi-core 64-bit processors.
This document provides an introduction to the 8085 microprocessor. It begins with defining microprocessors and their basic components like the ALU, control unit, and registers. It then describes the specific architecture of the 8085, including that it is an 8-bit processor that can access 64KB of memory. The document outlines the instruction set and addressing modes of the 8085 as well as its interrupts and peripheral interfacing. It provides details on the internal registers, timing and control, and machine cycles of the 8085. Finally, it discusses the instruction cycle and classifications of 8085 instructions based on size and function.
The document discusses the architecture of the Intel 8085 microprocessor. It describes the 8085 as an 8-bit microprocessor introduced in 1976 that uses a single +5 volt power supply. The internal architecture includes a control unit, arithmetic logic unit (ALU), registers including the accumulator, program counter, stack pointer, instruction register/decoder, and timing and control unit. The document also briefly discusses interrupts, serial I/O, and some applications of microprocessors like mobile phones, watches, and appliances.
The document discusses the architecture of the 8085 microprocessor. It describes the various units that make up the 8085 architecture including the accumulator, arithmetic logic unit, general purpose registers, program counter, stack pointer, temporary register, flags, instruction register and decoder, timing and control unit, interrupt control, and serial I/O control. It provides details on each of these units and how they work together to allow the 8085 microprocessor to function.
The document discusses various aspects of the 8085 microprocessor such as its registers, flags, addressing modes, interrupts, and instructions. It provides details about the accumulator, program counter, stack pointer, and temporary registers in 8085. It also explains the different types of interrupts in 8085 including TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR and their priority order. Finally, it discusses the purpose of various instructions like CALL, PUSH, POP, and RET and addressing modes including immediate, register, direct, indirect and implied modes.
8085 microprocessor Architecture and Pin description Vijay Kumar
The 8085 microprocessor is an 8-bit CPU introduced in 1976. It has 16 address lines allowing access to 64KB of memory. It has 8 data lines that are multiplexed with the lower 8 address lines, requiring external hardware to separate them. The 8085 has registers including an accumulator, flag register, and 6 general purpose registers. It supports interrupts and direct memory access. The document provides details on the 8085 architecture, instruction set, pinouts, and bus structure.
This document outlines the objectives and units of study for a course on microprocessors and microcontrollers. The aim is to learn the architecture, programming, and interfacing of microprocessors and microcontrollers. Key topics covered include the 8085 and 8086 microprocessors as well as the 8051 microcontroller. Specific units will cover the architecture and programming of these chips, interfacing with peripheral devices, timers, serial communication, and application programming. The textbook references provided relate to the 8085, 8086, and 8051.
The document discusses the Intel 8085 microprocessor architecture. It describes the 8085's pin configuration and its address, data, control and status signal pins. It provides details on the CPU block diagram, including the ALU, flags register, and how the different units are connected via buses. It also explains the different machine cycles of the 8085 like opcode fetch, memory read/write, and I/O read/write.
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONSRamaPrabha24
This document discusses the architecture and operations of microprocessors. It focuses on the Intel 8085 microprocessor. The 8085 architecture consists of a register array, ALU and logic group, instruction decoder and encoder, interrupt control group, and serial I/O control group. The register array contains general purpose registers, temporary registers, special purpose registers like the accumulator, flags register, and instruction register, and 16-bit registers like the program counter and stack pointer. The ALU performs arithmetic and logical operations. The instruction decoder decodes instructions and the timing and control circuitry manages the sequencing of operations. Microprocessor operations include memory reads/writes, I/O reads/writes using address, data and control buses, internal data operations
This document provides information about the Intel 8085 microprocessor, including its architecture, components, and pin descriptions. The 8085 is an 8-bit microprocessor that can address up to 64KB of memory. It has an arithmetic logic unit (ALU) for performing computations, a register array for data storage, and a control unit that provides timing and control signals. The document describes the functions of the program counter, stack pointer, flags register, and interrupt handling. It also provides details on the address bus, data bus, control bus and serial I/O lines. Memory interfacing examples with EPROM are given.
all about architecture and memory interfacing. This is the most important lecture for microprocessor.
In computer science you must known about this lecture.
The document provides an overview of the Intel 8085 microprocessor architecture. It discusses the 8085's pins, buses, control signals, arithmetic logic unit, flags register, and memory interfacing. The 8085 uses an 8-bit address bus and 8-bit bi-directional data bus. It has pins for power, clock signals, interrupts and I/O. The document explains the 8085's opcode fetch, memory read/write and I/O read/write machine cycles and timing. It also covers addressing memory chips, interrupt handling and putting the concepts together in a system diagram.
The document discusses various concepts related to microprocessors including their basic components and architecture. It defines key terms like microprocessor, ALU, registers, bus, memory mapping and interrupts. It also describes the architecture of 8086 microprocessor including its registers, addressing modes, functional units and interrupts. Interfacing I/O devices using ports is discussed along with examples like 8255 programmable port. Direct memory access and its initiation process are also summarized.
This document provides information about the 8085 and 8086 microprocessors. It begins with definitions of a microprocessor and details about the 8085 such as its power supply, clock frequency, and functions of the accumulator. It then discusses the 8085's registers, allowed register pairs, purpose of SID and SOD lines, and function of the IO/M signal. The document lists the categories of 8085 instructions and examples. It explains the differences between JMP and CALL instructions and shift and rotate instructions. Other topics covered include wait states, 8085 interrupts, its signal classification, operations performed on data, and the steps to fetch a byte. The document concludes with questions about the 8086's software aspects, multiprocessor
This document outlines the objectives and content of a course on microprocessors and their applications. The course aims to introduce students to the architecture, programming, and interfacing of 8085 and 8086 microprocessors as well as 8051 microcontrollers. The five units cover the 8085 CPU and peripheral interfacing, the 8086 CPU, 8051 microcontrollers, 8051 programming and applications. Key topics include architecture, instruction sets, addressing modes, assembly language programming, interrupts, memory interfacing, I/O interfacing, and interfacing with peripherals like serial ports, parallel ports, timers and counters.
MPMC UNIT-1. Microprocessor 8085 pdf Microprocessor and MicrocontrollerRAHUL RANJAN
Diploma in Electrical Engineering MICROPROCESSOR AND MICROCONTROLLER UNIT-1 Full Notes 📝 Microprocessor 8085 State Board Of Technical Education [SBTE] BIHAR
The document provides an introduction to the Intel 8085 microprocessor. It discusses that the 8085 is an 8-bit microprocessor that can address 64KB of memory using a 40-pin chip. It operates at a maximum of 3MHz and its pins can be grouped into address bus, data bus, control signals, power and clock, externally initiated signals, and serial I/O ports. The document also describes the address and data bus systems, control signals, interrupts, reset signals, direct memory access, and timing diagrams for opcode fetch cycles.
The document discusses microprocessors, microcontrollers, and the 8085 microprocessor. It defines a microprocessor as a programmable device that performs arithmetic and logical operations on numbers according to a stored program. A microcontroller is similar but has memory and I/O functions integrated on a single chip. The 8085 is an 8-bit microprocessor with 40 pins that can address 64KB of memory and has 74 instructions across 5 addressing modes. It uses multiplexed address and data lines to reduce pins.
The document discusses the Intel 8085 microprocessor. It provides details on the various components and functional units that make up the 8085 microprocessor, including the register section, arithmetic logic unit (ALU), and timing and control unit. It also includes block diagrams of the 8085 microprocessor and describes the functions of key components like the program counter, stack pointer, and temporary registers.
The document describes the pinouts and signals of the 8085 microprocessor IC. It discusses the 7 groups of pins - address bus, data bus, control/status signals, power supply, clock signals, interrupts/external signals, and serial I/O signals. It also summarizes the 5 addressing modes of the 8085 - immediate, register, direct, indirect, and implied. Finally, it provides details about the different types of interrupts in the 8085 including TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR interrupts and interrupt service routines.
This document provides an introduction to the Java programming language. It discusses that Java was created at Sun Microsystems in 1991 to provide a platform-independent language. Java code is compiled to bytecode that can run on any Java Virtual Machine. The document outlines key Java concepts like object-oriented programming, platform independence, bytecode, the Java Virtual Machine, and garbage collection. It also provides examples of Hello World programs in Java and discusses compiling and running Java code.
The document provides solutions to questions on system programming topics. It includes answers related to data formats, machine structure, and instruction formats used in IBM 360/370 systems. The general CPU structure is described as having components like an instruction interpreter, location counter, instruction register, working registers, and general registers. It also interfaces with memory and I/O channels. Five instruction formats are explained - register-register, register-indexed, register-storage, indexed-storage, and immediate operations.
The document contains a series of questions and answers related to the topics of cryptography and network security. It is divided into 5 units, with questions ranging from defining basic terms to explaining concepts in more depth. Some of the questions ask for examples or demonstrations of algorithms and techniques. The document serves as a study guide or practice test for a course on cryptography and security.
This document contains information about a computer science examination from May 2017, including sections and questions. Section A contains 10 two-mark questions about topics like finite automata, regular expressions, pumping lemma, context-free grammars, pushdown automata, Turing machines, and Post correspondence problem. Section B has 5 five-mark questions. Section C contains 3 fifteen-mark questions. Section D has 1 ten-mark question. The document provides details about the exam format, sections, question types and marks for each question.
The document discusses input and output devices used in computers. It describes common input devices like the keyboard, mouse, joystick, scanner, and optical mark recognition devices. It explains that the keyboard is used to enter text and numeric data using keys that generate ASCII codes. Mice are pointing devices that control cursor movement. Scanners are used to digitize printed text and images. Output devices discussed include computer monitors in different display technologies and printers, distinguishing between impact printers like dot matrix and line printers, and non-impact printers such as laser and inkjet printers.
This document discusses career opportunities in machine learning. It provides an introduction to machine learning, including definitions and examples of applications. It describes the different techniques in machine learning, such as supervised learning, unsupervised learning, and reinforcement learning. It also discusses popular machine learning tools and trends in the field. The document advises learning current IT skillsets like Python and gaining experience in roles like creating machine learning programs to pursue a career in machine learning.
The document discusses macro and macro processors. It was written by Dr. K Adisesha, who appears to be an expert on the topic. Overall, the document aims to explain what macros and macro processors are through the perspective of the author Dr. K Adisesha.
The document discusses compilers and their design. It describes the different phases of a compiler: lexical analysis, syntax analysis, semantic analysis, intermediate code generation, code optimization, and code generation. It also discusses interpreters and their phases. Compiler design involves analyzing the source code in the analysis phase to create an intermediate representation, then synthesizing a target program in the synthesis phase from the intermediate representation. Compilers can be single pass or multi-pass, with multi-pass compilers performing multiple traversals of the source code and generally producing more optimized code.
The document repeatedly mentions the name "Dr. K. Adisesha" over 30 times. It provides no other notable information aside from exclusively focusing on this individual.
Dr. K. Adisesha is a professor of mechanical engineering at the University of Texas at Austin. He has over 20 years of experience in the field and has published extensively in top journals. His research focuses on developing new materials and manufacturing processes for applications in aerospace, biomedical, and energy industries.
C programming is a general-purpose language developed in the 1970s to write operating systems like UNIX. It is one of the most widely used languages, particularly for systems programming. Some key facts: C was created to develop UNIX and is highly optimized for systems programming tasks. It produces very efficient code but with less abstraction than newer languages. Common applications of C include operating systems, language compilers, databases, and network drivers.
This document discusses various aspects of Visual Basic programming including built-in functions, message boxes, input boxes, controls, properties, events, and methods. It provides information on the MsgBox and InputBox functions, describing their syntax and parameters. It also describes the various controls available in the toolbox like labels, text boxes, command buttons, and lists their common properties, events, and methods.
Visual Basic provides various control structures like selection statements (if/else), looping statements (for, while), and arrays to control program flow and work with multiple data elements. Selection statements allow programs to make decisions and perform different actions based on certain conditions. Looping statements let programs repeat blocks of code until a condition is met. Arrays allow programs to work with multiple values as a single variable. Functions and procedures let programmers organize code into reusable blocks to make programs clearer and easier to debug.
The document discusses the BCA 604 Web Programming examination from May/June 2019 semester for the BCA program at Soundarya Institute of Management and Science. The exam contains 6 sections with questions pertaining to various topics in web programming like HTML, CSS, JavaScript, XML, and related technologies. It provides the question paper, instructions, and various questions and sub-questions within each section for the exam.
This document contains information about a computer science examination from May 2017, including sections and questions. Section A contains 10 two-mark questions about topics like finite automata, regular expressions, pumping lemma, context-free grammars, pushdown automata, Turing machines, and Post correspondence problem. Section B has 5 five-mark questions. Section C contains 3 fifteen-mark questions. Section D has 1 ten-mark question. The document provides details about the exam format, sections, question types and marks for each question.
The document provides information about system programming concepts including:
- Components of system software include assemblers, compilers, loaders, macro processors, and operating systems.
- The functions of a loader include allocation of memory space, resolving symbolic references, adjusting address-dependent locations, and physically placing instructions and data into memory.
- Overlaying allows programs to be larger than main memory by loading portions of a program into memory as needed for execution.
This document contains questions and answers related to the topics of cryptography and network security. It covers topics such as information security, data integrity, cryptanalysis, cryptographic algorithms, symmetric and asymmetric key cryptography, hashing, digital signatures, network attacks, and security protocols. The questions range from definitions of technical terms to short explanations of cryptographic concepts and mechanisms.
This document provides an introduction to Visual Basic programming concepts including data types, variables, operators, and functions. It discusses the different data types in Visual Basic like numeric, string, date, and boolean. It describes how variables are declared and the different scopes they can have. The document also covers operators like arithmetic, relational, and logical operators. Finally, it discusses built-in functions in Visual Basic for working with dates, strings, numbers, and converting between data types.
This document provides an introduction to Visual Basic 6, including its history and features. It discusses the Visual Basic integrated development environment (IDE) and how it is used to draw the user interface, set control properties, and attach code to events. The main windows of the IDE are described, including the form designer, toolbox, project explorer, properties window, and code editor. Common events like mouse, keyboard, and focus events are also outlined. The document uses examples to demonstrate how to create an interface in the IDE and handle events through code.
This document provides an overview of networking concepts. It defines a computer network as an interconnection of computers that can exchange information. The main advantages of networking are resource sharing, reliability through redundancy, lower costs, and improved communication. It then describes the evolution of early networks like ARPANET and the development of the Internet. The document outlines common networking terminology, models like OSI and TCP/IP, common network protocols, and different types of networks including LANs, WANs and MANs.
it describes the bony anatomy including the femoral head , acetabulum, labrum . also discusses the capsule , ligaments . muscle that act on the hip joint and the range of motion are outlined. factors affecting hip joint stability and weight transmission through the joint are summarized.
Introduction to AI for Nonprofits with Tapp NetworkTechSoup
Dive into the world of AI! Experts Jon Hill and Tareq Monaur will guide you through AI's role in enhancing nonprofit websites and basic marketing strategies, making it easy to understand and apply.
How to Fix the Import Error in the Odoo 17Celine George
An import error occurs when a program fails to import a module or library, disrupting its execution. In languages like Python, this issue arises when the specified module cannot be found or accessed, hindering the program's functionality. Resolving import errors is crucial for maintaining smooth software operation and uninterrupted development processes.
How to Add Chatter in the odoo 17 ERP ModuleCeline George
In Odoo, the chatter is like a chat tool that helps you work together on records. You can leave notes and track things, making it easier to talk with your team and partners. Inside chatter, all communication history, activity, and changes will be displayed.
Physiology and chemistry of skin and pigmentation, hairs, scalp, lips and nail, Cleansing cream, Lotions, Face powders, Face packs, Lipsticks, Bath products, soaps and baby product,
Preparation and standardization of the following : Tonic, Bleaches, Dentifrices and Mouth washes & Tooth Pastes, Cosmetics for Nails.
Assessment and Planning in Educational technology.pptxKavitha Krishnan
In an education system, it is understood that assessment is only for the students, but on the other hand, the Assessment of teachers is also an important aspect of the education system that ensures teachers are providing high-quality instruction to students. The assessment process can be used to provide feedback and support for professional development, to inform decisions about teacher retention or promotion, or to evaluate teacher effectiveness for accountability purposes.
Thinking of getting a dog? Be aware that breeds like Pit Bulls, Rottweilers, and German Shepherds can be loyal and dangerous. Proper training and socialization are crucial to preventing aggressive behaviors. Ensure safety by understanding their needs and always supervising interactions. Stay safe, and enjoy your furry friends!
বাংলাদেশের অর্থনৈতিক সমীক্ষা ২০২৪ [Bangladesh Economic Review 2024 Bangla.pdf] কম্পিউটার , ট্যাব ও স্মার্ট ফোন ভার্সন সহ সম্পূর্ণ বাংলা ই-বুক বা pdf বই " সুচিপত্র ...বুকমার্ক মেনু 🔖 ও হাইপার লিংক মেনু 📝👆 যুক্ত ..
আমাদের সবার জন্য খুব খুব গুরুত্বপূর্ণ একটি বই ..বিসিএস, ব্যাংক, ইউনিভার্সিটি ভর্তি ও যে কোন প্রতিযোগিতা মূলক পরীক্ষার জন্য এর খুব ইম্পরট্যান্ট একটি বিষয় ...তাছাড়া বাংলাদেশের সাম্প্রতিক যে কোন ডাটা বা তথ্য এই বইতে পাবেন ...
তাই একজন নাগরিক হিসাবে এই তথ্য গুলো আপনার জানা প্রয়োজন ...।
বিসিএস ও ব্যাংক এর লিখিত পরীক্ষা ...+এছাড়া মাধ্যমিক ও উচ্চমাধ্যমিকের স্টুডেন্টদের জন্য অনেক কাজে আসবে ...
A workshop hosted by the South African Journal of Science aimed at postgraduate students and early career researchers with little or no experience in writing and publishing journal articles.
Executive Directors Chat Leveraging AI for Diversity, Equity, and InclusionTechSoup
Let’s explore the intersection of technology and equity in the final session of our DEI series. Discover how AI tools, like ChatGPT, can be used to support and enhance your nonprofit's DEI initiatives. Participants will gain insights into practical AI applications and get tips for leveraging technology to advance their DEI goals.
The simplified electron and muon model, Oscillating Spacetime: The Foundation...RitikBhardwaj56
Discover the Simplified Electron and Muon Model: A New Wave-Based Approach to Understanding Particles delves into a groundbreaking theory that presents electrons and muons as rotating soliton waves within oscillating spacetime. Geared towards students, researchers, and science buffs, this book breaks down complex ideas into simple explanations. It covers topics such as electron waves, temporal dynamics, and the implications of this model on particle physics. With clear illustrations and easy-to-follow explanations, readers will gain a new outlook on the universe's fundamental nature.
2. Prof. K. Adisesha 2
8085 INTRODUCTION
Learning Objective:
Basic Concept and Ideas about Microprocessor.
Architecture of 8085
Addressing Modes and Instruction set of 8085
Interrupts of 8085
Peripheral Interfacings
3. Prof. K. Adisesha 3
Basic of Microprocessors
Differences between:
Microcomputer –a computer with a microprocessor as its
CPU. Includes memory, I/O etc.
Microprocessor –silicon chip which includes ALU, register
circuits & control circuits.
Microcontroller –silicon chip which includes microprocessor,
memory & I/O in a single package.
4. Prof. K. Adisesha 4
Basic of Microprocessors
Definition of the Microprocessor:
The microprocessor is a programmable device that takes in
numbers, performs on them arithmetic or logical operations
according to the program stored in memory and then produces
other numbers as a result.
Programmable device: The microprocessor can perform different sets of operations
on the data it receives depending on the sequence of instructions supplied in the
given program. By changing the program, the microprocessor manipulates the data
in different ways.
Instructions: Each microprocessor is designed to execute a specific group of
operations. This group of operations is called an instruction set. This instruction set
defines what the microprocessor can and cannot do.
5. Prof. K. Adisesha 5
Basic of Microprocessors
Inside The Microprocessor:
Internally, the microprocessor is made up of 3 main units.
The Arithmetic/Logic Unit (ALU)
The Control Unit.
An array of registers for holding data while it is being manipulated.
6. Prof. K. Adisesha 6
Basic of Microprocessors
Memory:
Memory stores information such as instructions and data in binary
format (0 and 1). It provides this information to the microprocessor
whenever it is needed.
Memory Map and Addresses.
The registers inside the microprocessor
Read Only Memory (ROM)
Random Access Memory (RAM)
7. Prof. K. Adisesha 7
Basic of Microprocessors
To execute a program:
The user enters its instructions in binary format into the memory. The
microprocessor then reads these instructions and whatever data is
needed from memory, executes the instructions and places the results
either in memory or produces it on an output device.
To execute a program, the microprocessor “reads” each instruction from
memory, “interprets” it, then “executes” it.
To use the right names for the 3 cycles:
Instruction Fetch Cycle
Instruction Decode Cycles
Instruction executes Cycle
This sequence is continued until all instructions are performed.
8. Prof. K. Adisesha 8
Basic of Microprocessors
Machine Language:
The number of bits that form the “word” of a microprocessor is fixed for
that particular processor.
These bits define a maximum number of combinations.
For example an 4-bit microprocessor can have at most 24=16 different combinations.
The 8085 (from Intel) is an 8-bit microprocessor.
The 8085 uses a total of 246 bit patterns to form its instruction set.
These 246 patterns represent only 74 instructions.
The reason for the difference is that some (actually most) instructions have multiple
different formats.
Because it is very difficult to enter the bit patterns correctly, they are
usually entered in hexadecimal instead of binary
9. Prof. K. Adisesha 9
Basic of Microprocessors
Assembly Language:
Entering the instructions using hexadecimal is quite easier than entering
the binary combinations. but it still is difficult to understand what a
program written in hexadecimal does.
So, each company defines a symbolic code for the instructions.
These codes are called “mnemonics”.
The mnemonic for each instruction is usually a group of letters that suggest the
operation performed..
Example:
00111100 translates to 3C in hexadecimal (OPCODE)
Its mnemonic is: “INR A”.
INR stands for “increment register” and A is short for accumulator.
13. Prof. K. Adisesha 13
8085 INTRODUCTION
8085 MP Architecture:
8-bit general purpose μp
Capable of addressing 64 k of memory
Has 40 pins
Requires +5 v power supply
Can operate with 3 MHz clock
8085 upward compatible
14. Prof. K. Adisesha 14
8085 INTRODUCTION
The features of INTEL 8085 are :
It is an 8 bit processor.
It is a single chip N-MOS device with 40 pins.
It has multiplexed address and data bus.(AD0-AD7).
It works on 5 Volt dc power supply.
The maximum clock frequency is 3 MHz while minimum
frequency is 500kHz.
It provides 74 instructions with 5 different addressing modes.
15. Prof. K. Adisesha 15
The features of INTEL 8085 are :
It provides 16 address lines so it can access 2^16 =64K bytes of
memory.
It generates 8 bit I/O address so it can access 2^8=256 input ports.
It provides 5 hardware interrupts: TRAP, RST 5.5, RST 6.5, RST
7.5,INTR.
It provides Acc ,one flag register ,6 general purpose registers and
two special purpose registers(SP,PC).
It provides serial lines SID ,SOD. So serial peripherals can be
interfaced with 8085 directly.
8085 INTRODUCTION
18. READY:This an output signal used to check the status of output
device.If it is low, µP will WAIT until it is high.
TRAP:It is an Edge triggered highest priority , non mask able
interrupt. After TRAP, restart occurs and execution starts from
address 0024H.
RST5.5,6.5,7.5:These are maskable interrupts and have low
priority than TRAP.
INTR¯&INTA:INTR is a interrupt request signal after which µP
generates INTA or interrupt acknowledge signal.
IO/M¯:This is output pin or signal used to indicate whether 8085
is working in I/O mode(IO/M¯=1) or Memory mode(IO/M¯=0 ).
Prof. K. Adisesha 18
PIN DIAGRAM -8085
19. HOLD&HLDA:HOLD is an input signal .When µP receives HOLD
signal it completes current machine cycle and stops executing next
instruction. In response to HOLD µP generates HLDA that is HOLD
Acknowledge signal.
RESET IN¯:This is input signal. When RESET IN¯ is low µp restarts
and starts executing from location 0000H.
SID: Serial input data is input pin used to accept serial 1 bit data .
X1X2 :These are clock input signals and are connected to external
LC,or RC circuit. These are divide by two so if 6 MHz is connected
to X1X2, the operating frequency becomes 3 MHz.
VCC&VSS: Power supply VCC=+ -5Volt& VSS=-GND reference.
Prof. K. Adisesha 19
PIN DIAGRAM -8085
21. Accumulator: It is 8 bit general purpose register.
◦ It is connected to ALU.
◦ So most of the operations are done in Acc.
Temporary register: It is not available for user
◦ All the arithmetic and logical operations are done in the temporary
register but user can’t access it.
Flag: It is a group of 5 flip flops used to know status of various
operations done.
◦ The Flag Register along with Accumulator is called PSW or
Program Status Word.
Prof. K. Adisesha 21
Arithmetic and Logical group
22. Flag Register is given by:
S: Sign flag is set when result of an operation is negative.
Z: Zero flag is set when result of an operation is 0.
Ac: Auxiliary carry flag is set when there is a carry out of lower
nibble or lower four bits of the operation.
CY: Carry flag is set when there is carry generated by an
operation.
P: Parity flag is set when result contains even number of 1’s.
Rest are don’t care flip flops.
S Z X AC X P X CY
Prof. K. Adisesha 22
Arithmetic and Logical group
24. Temporary registers (W,Z):These are not available for user.
These are loaded only when there is an operation being
performed.
General purpose:There are six general purpose registers in
8085 namely B, C, D, E, H, L. These are used for various
data manipulations.
Special purpose :There are two special purpose registers in
8085:
SP :Stack Pointer.
PC: Program Counter.
Prof. K. Adisesha 24
Register Group
25. Stack Pointer: This is a temporary storage memory 16 bit register.
Since there are only 6 general purpose registers, there is a need to
reuse them .
Whenever stack is to be used previous values are PUSHED on
stack and then after the program is over these values are POPED
back.
Program Counter: It is 16 bit register used to point the location from
which the next instruction is to be fetched.
When a single byte instruction is executed PC is automatically
incremented by 1.
Upon reset PC contents are set to 0000H and next instruction is
fetched onwards.
Prof. K. Adisesha 25
Register Group
26. INSTRUCTION REGISTER,DECODER & CONTROL
Instruction register:When an instruction is fetched , it is
executed in instruction register.This register takes the Opcode
value only.
Instruction decoder: It decodes the instruction from instruction
register and then to control block.
Timing and control:This is the control section of µP.It accepts
clock input .
Prof. K. Adisesha 26
DECODER & CONTROL
27. INTERRUPT CONTROL
It accepts different interrupts like TRAP INT5.5, 6.5, 7.5 and
INTR.
SERIAL IO CONTROL GROUP
It is used to accept the serial 1 bit data by using SID and SOD
signals and it can be performed by using SIM & RIM
instructions.
Prof. K. Adisesha 27
DECODER & CONTROL
28. Classification of Instruction Set of 8085
The Instruction Set of 8085 can be categorized into five different
groups based on the nature of function of the instructions–
Data transfer operations
Arithmetic operations.
Logical operations
Branch operations and
Stack, Input / Output and Machine control operations
Prof. K. Adisesha 28
INSTRUCTIONS SET OF 8085
29. DATA TRANSFER GROUP
• Using mnemonics without any alteration in the content,
data can be transferred in four different cases –
From one register to another register
From the memory to the register
Move Immediate data to Register
From the register to the memory
Prof. K. Adisesha 29
INSTRUCTIONS SET OF 8085
30. From one register to another register
MOV Rd, Rs.(Move data from Rs to Rd).
Example:
MOV C,B. Move the content of register B to C.
Initially After execution
B=10H. B=10H.
C=20H. C=10H.
• Flags Affected :No flags affected.
• Addressing mode: Register.
Prof. K. Adisesha 30
DATA TRANSFER GROUP
31. From the memory to the register
MOV Rd, M (Move data from Memory to Rd).
Example:
MOV C,M. Move the content of Memory i.e. “H or L” to C.
Suppose the Data at memory pointed By HL pair at C200H is 10H.
Initially After execution
H=C2,L=00,C=30H H=C2,L=00,C=10H.
Flags Affected :No flags affected.
Addressing mode: Indirect.
Prof. K. Adisesha 31
DATA TRANSFER GROUP
32. Prof. K. Adisesha 32
Move Immediate data to Register
MVI R, Data.(Move Immediate data to Register).
Example:
MVI B, 30H. (Move the data 30 H to Register B)
Initially After execution
B=40H B=30H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Immediate.
DATA TRANSFER GROUP
33. LXI Rp,16 bit .(Load 16 bit data to Register pair
Immediate).
Example:
LXI SP, C200H. (Load Stack pointer with C200H).
Initially After execution
SP=C800H SP=C200H.
Flags Affected :No flags affected.
Addressing mode: Immediate.
Prof. K. Adisesha 33
DATA TRANSFER GROUP
34. From the register to the memory
STA address.(Store Acc data to address).
Example:
STA C200H. (Move the data from Acc to C200H).
Suppose in Acc the data is 10H.
Initially After execution
A=10H, C200=20H C200=10H , A=10H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Direct.
Prof. K. Adisesha 34
DATA TRANSFER GROUP
35. LHLD address.(Load HL pair with data from address).
Example:
LHLD C200H. (Move the data from C200 to HL pair).
Suppose at C200 the data is 20H,30H .
Initially After execution
H=10H,L=20H H=20H,L=30H.
C2=20H,00=30H C2=20H,00=30H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Direct.
Prof. K. Adisesha 35
DATA TRANSFER GROUP
36. XCHG (Exchange the data from HL pair to DE pair)
Example : XCHG
Initially After execution
H=20H,L=30H, H=40H,L=70H.
D=40H,E=70H. D=20H,E=30H.
◦ Flags Affected :No flags affected.
◦ Addressing mode: Register.
Prof. K. Adisesha 36
DATA TRANSFER GROUP
37. IN 8 bit address (Move the data from address to Acc)
Example: IN 80H
Move the data from 80H port address to Accumulator.
Suppose data at 80H is 39H.
Initially After execution
A=20H. A=39H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Direct.
Prof. K. Adisesha 37
DATA TRANSFER GROUP
38. OUT 8 bit address (Move the data from Acc to address)
Example: OUT 80H
Move the data from Acc to port address 80H.
Suppose data at Acc is 39H.
Initially After execution
A=39H, 80=10H. A=39H, 80=39H.
◦ Flags Affected :No flags affected.
◦ Addressing mode: Direct.
Prof. K. Adisesha 38
DATA TRANSFER GROUP
39. Example:
Write a program to exchange contents of memory location
D000H to D001H
LDA D000H Load Acc with data from D000
MOV B,A Move the data to B
LDA D0001H Load Acc with data from D001
STA 2000H Store Acc data at D000
MOV A,B Move B’s data to A
STA 2001H Store data from D000 to D0001
RST1 Stop.
Prof. K. Adisesha 39
DATA TRANSFER GROUP
40. Addressing modes in 8085 can be classified into 5 groups −
Immediate addressing mode
Register addressing mode
Direct addressing mode
Indirect addressing mode
Implied addressing mode
Prof. K. Adisesha 40
ADDRESSING MODES OF 8085
41. Immediate addressing:
Immediate data is transferred to address or register.
Example:
MVI A,20H. Transfer immediate data 20H to accumulator.
Number of bytes:
Either 2 or 3 bytes long.
1st byte is opcode.
2nd byte 8 bit data .
3rd byte higher byte data of 16 bytes.
Prof. K. Adisesha 41
ADDRESSING MODES OF 8085
42. Register addressing:
Data is transferred from one register to other.
Example:
MOV A, C :Transfer data from C register to accumulator.
Number of bytes:
Only 1 byte long.
One byte is opcode.
Prof. K. Adisesha 42
ADDRESSING MODES OF 8085
43. Direct addressing:
Data is transferred from direct address to other register or
vice-versa.
Example:
LDA C200H .Transfer contents from C200H to Acc.
Number of bytes:
These are 3 bytes long.
1st byte is opcode.
2nd byte lower address.
3rd byte higher address.
Prof. K. Adisesha 43
ADDRESSING MODES OF 8085
44. Indirect addressing:
Data is transferred from address pointed by the data in a
register to other register or vice-versa.
Example:
MOV A, M: Move contents from address pointed by M to Acc.
Number of bytes:
These are 3 bytes long.
1st byte is opcode.
2nd byte lower address.
3rd byte higher address.
Prof. K. Adisesha 44
ADDRESSING MODES OF 8085
45. Implied addressing:
These doesn’t require any operand. The data is specified in
Opcode itself.
Example: RAL: Rotate left with carry.
No. of Bytes:
These are single byte instruction or Opcode only.
Prof. K. Adisesha 45
ADDRESSING MODES OF 8085
46. ADD R (ADD register content with Acc and result in A ).
Example:
ADD C. (ADD the content of C with A).
Suppose the Data at C register is 10H.
Initially After execution
C= 10H ,A=10H A=20H,C=10H.
◦ Flags Affected : All flags are modified.
◦ Addressing mode: Register
Prof. K. Adisesha 46
ARITHMETIC GROUP
47. ADD M(ADD H or L Reg content with Acc and result in A ).
Example:
ADD M. (ADD the content of HL with A).
Suppose the Data at memory pointed by HL register 1020H is 10H.
Initially After execution
H= 10H ,L=20H . H=10H,L=20H.
A=20H,C=10H. A=30H.
o Flags Affected :All flags are modified.
o Addressing mode: Register Indirect.
Prof. K. Adisesha 47
ARITHMETIC GROUP
48. ADI Data (ADD immediate data with Acc and result in A ).
Example:
ADI 30H. (ADD 30H with A).
Initially After execution
A=20H, A=50H.
◦ Flags Affected :All flags are modified.
◦ Addressing mode: Immediate.
Prof. K. Adisesha 48
ARITHMETIC GROUP
49. ADC R (ADD register content with Acc and carry and result in A ).
Example:
ADC C. (ADD the content of C with A with carry).
Suppose the Data at C register is 10H and carry is 01H.
Initially After execution
. C= 10H ,A=10H A=21H,C=10H.
◦ Flags Affected :All flags are modified.
◦ Addressing mode: Register
Prof. K. Adisesha 49
ARITHMETIC GROUP
50. Example: Write a program to perform 16 bit addition of 1234H &
4321H. Store answer at H & L registers.
MVI B,21H B=21H
MVI A,34H A=34H
MVI C,43H C=43H
MVI D,12H D=12H
ADD B A=34+21H
MOV L,A L=55H
MOV A,C A=43H
ADC D A=43+12H
MOV H,A H=55H
RST1 STOP.
Prof. K. Adisesha 50
ARITHMETIC GROUP
51. SUB R (Subtract register content from Acc and result in A ).
Example:
SUB B. (Subtract the content of B from A ).
Suppose the Data at B register is 10H .
Initially After execution
B= 10H ,A=20H A=10H,B=10H.
◦ Flags Affected :All flags are modified.
◦ Addressing mode: Register
Prof. K. Adisesha 51
ARITHMETIC GROUP
52. SBB R (Subtract register content from Acc with borrow and result in A ).
Example:
SBB B. (Subtract the content of B from A with borrow).
Suppose the Data at B register is 10H and borrow is 01H .
Initially After execution
B= 0FH ,A=20H A=10H,B=0FH.
◦ Flags Affected :All flags are modified.
◦ Addressing mode: Register
Prof. K. Adisesha 52
ARITHMETIC GROUP
53. SUI Data(Subtract immediate data from Acc and result in A ).
Example:
SUI 30H. (Subtract 30H from A).
Initially After execution
A=80H, A=50H.
◦ Flags Affected : All flags are modified.
◦ Addressing mode: Immediate
Prof. K. Adisesha 53
ARITHMETIC GROUP
54. Example: Subtract data of C800 H from C200H.Store the result
at 2C00.
LDA C800H
MOV B,A
LDA C200H
SUB B
STA 2C00H
RST1
Prof. K. Adisesha 54
ARITHMETIC GROUP
55. DAD Rp (Add specified register pair with HL pair)
Example: DAD D.(Add the content of E with L and that of D with
H register and result in HL pair)
Suppose the content of HL pair is H=20H ,L=40H and DE pair
is D=30H, E=10H.
Initially After execution
H=20H ,L=40H H=50H ,L=50H
D=30H, E=10H D=30H, E=10H
◦ Flags Affected :Only carry flag is modified.
◦ Addressing mode: Register.
Prof. K. Adisesha 55
ARITHMETIC GROUP
56. DAA (Decimal adjust accumulator)
Example:
MVI A,12H
ADI 39H
DAA .
This instruction is used to store result in BCD form.If lower
nibble is greater than 9 ,6 is added while if upper nibble is
greater than 9,6 is added to it to get BCD result.
Initially After execution
12+39=4B 12+39=51 in BCD form.
• Flags Affected : All flags are modified.
• Addressing mode: Register
Prof. K. Adisesha 56
ARITHMETIC GROUP
57. INR R (Increment register content by 1 ).
Example:
INR C. (Increment the content of C by 1).
Suppose the Data at C register is 10H.
Initially After execution
C= 10H C=11H.
Flags Affected :All flags are modified except carry flag.
Addressing mode: Register.
Prof. K. Adisesha 57
ARITHMETIC GROUP
58. DCR R (Decrement register content by 1 ).
Example:
DCR C. (Decrement the content of C by 1).
Suppose the Data at C register is 10H.
Initially After execution
C= 10H C=0FH.
Flags Affected :All flags are modified except carry flag.
Addressing mode: Register.
Prof. K. Adisesha 58
ARITHMETIC GROUP
59. INX Rp (Increment register pair content by 1 ).
Example:
INX SP (Increment the content of Stack pointer pair by 1).
INX B. (Increment the content of BC pair by 1).
Suppose the Data at BC register is 1010H and SP is C200H
Initially After execution
BC= 1010H BC=1011H.
SP=C200H SP=C201H.
Flags Affected :No flags are modified.
Addressing mode: Register.
Prof. K. Adisesha 59
ARITHMETIC GROUP
60. ANA R (Logically AND register content with Acc and result in A ).
Example:
ANA C (AND the content of C with A).
Suppose the Data at C register is 10H.
Initially After execution
C= 10H ,A=10H A=10H,C=10H.
Flags Affected :S,Z,P are modified Cy=reset, AC=set.
Addressing mode: Register.
Prof. K. Adisesha 60
LOGICAL GROUP
61. ANI Data (Logically AND immediate data with Acc and result in
A )
Example:
ANI 10H (AND 10H with A).
Initially After execution
A=10H A=10H
◦ Flags Affected :S,Z,P are modified Cy=reset, AC=set.
◦ Addressing mode: Immediate.
Prof. K. Adisesha 61
LOGICAL GROUP
62. ORA R (Logically OR register content with Acc and result in A5 )
Example:
ORA C (OR the content of C with A).
Suppose the Data at C register is 17H.
Initially After execution
C= 17H ,A=10H A=17H,C=17H.
◦ Flags Affected :S,Z,P are modified Cy=reset, AC=reset.
◦ Addressing mode: Register.
Prof. K. Adisesha 62
LOGICAL GROUP
63. ORI Data (Logically OR immediate data with Acc and result in A ).
Example:
ORI 10H (OR 10H with A).
Initially After execution
A=30H A=30H
◦ Flags Affected :S,Z,P are modified Cy=reset,AC=set.
◦ Addressing mode: Immediate.
Prof. K. Adisesha 63
LOGICAL GROUP
64. XRA R (Logically XOR register content with Acc and result in A ).
Example:
XRA C (XOR the content of C with A).
Suppose the Data at C register is 17H.
Initially After execution
C= 17H ,A=10H A=07H,C=17H.
◦ Flags Affected :S,Z,P are modified Cy=reset, AC=reset.
◦ Addressing mode: Register.
Prof. K. Adisesha 64
LOGICAL GROUP
65. CMP R (Compare register content with Acc and result in A ).
Example:
CMP C (Compare the content of C with A).
Suppose the Data at C register is 17H.
Initially After execution
C= 10H ,A=17H A=17H,C=17H.
◦ Flags Affected :S=0,Z=0,P=0, Cy=reset, AC=reset.
◦ Addressing mode: Register.
Prof. K. Adisesha 65
LOGICAL GROUP
66. CPI Data (Compare immediate data with Acc ).
Example:
CPI 10H (Compare the content of C with A).
Initially After execution
A=17H A=17H.
Flags Affected :S=0,Z=0,P=0, Cy=reset,AC=reset.
Addressing mode:Immediate.
Prof. K. Adisesha 66
LOGICAL GROUP
67. RLC (Rotate accumulator left ).
Example:
MOV A,03H.
RLC (Rotate accumulator left).
Initially After execution
A=03H A=06H.
◦ Flags Affected :Only carry flag is affected.
◦ Addressing mode: Implied.
Prof. K. Adisesha 67
LOGICAL GROUP
68. RAL (Rotate accumulator left with carry ).
Example:
MOV A,03H.
RAL (Rotate accumulator left with carry).
Initially After execution
A=03H , carry =01H A=07H.
Flags Affected :Only carry flag is affected.
Addressing mode: Implied.
Prof. K. Adisesha 68
LOGICAL GROUP
69. RRC (Rotate accumulator right ).
Example:
MOV A,03H.
RRC (Rotate accumulator right).
Initially After execution
A=03H , A=81H.
◦ Flags Affected :Only carry flag is affected.
◦ Addressing mode: Implied.
Prof. K. Adisesha 69
LOGICAL GROUP
70. Write a program to reset last 4 bits of the number 32H
Store result at C200H.
MVI A, 32H A=32H
ANI F0H 00110010 AND 1111000
=00110000=30H
STA C200H. C200=30H
RST1 Stop
Prof. K. Adisesha 70
LOGICAL GROUP
71. JMP address(Unconditional jump to address)
Example:
JMP C200H.
After this instruction the Program Counter is loaded with this
location and starts executing and the contents of PC are
loaded on Stack.
Flags Affected :No Flags are affected.
Addressing mode: Immediate.
Prof. K. Adisesha 71
BRANCH GROUP
72. CALL address(Unconditional CALL from address)
Example:
CALL C200H.
After this instruction the Program Counter is loaded
with this location and starts executing and the contents
of PC are loaded on Stack.
◦ Flags Affected :No Flags are affected.
◦ Addressing mode: Immediate
Prof. K. Adisesha 72
BRANCH GROUP
73. Conditional Jump Instructions.
JC (Jump if Carry flag is set)
JNC (Jump if Carry flag is reset)
JZ (Jump if zero flag set)
JNZ (Jump if zero flag is reset)
JPE (Jump if parity flag is set)
JPO (Jump if parity odd or P flag is reset )
JP (Jump if sign flag reset )
JM (Jump if sign flag is set or minus)
Prof. K. Adisesha 73
BRANCH GROUP
74. Conditional Call Instructions.
CC (Call if Carry flag is set)
CNC (Call if Carry flag is reset)
CZ (Call if zero flag set)
CNZ (Call if zero flag is reset)
CPE (Call if parity flag is set)
CPO (Call if parity odd or P flag is reset )
CP (Call if sign flag reset )
CM (Call if sign flag is set or minus)
Prof. K. Adisesha 74
BRANCH GROUP
75. RET (Return from subroutine)
Example:
MOV A,C
RET
After this instruction the Program Counter POPS PUSHED
contents from stack and starts executing from that address .
Flags Affected :No Flags are affected.
Addressing mode:Register indirect .
Prof. K. Adisesha 75
BRANCH GROUP
76. RST (Restart instruction)
Example:
MOV A,C
RST 1.
After this instruction the Program Counter goes to address
0008H and starts executing from that address .
◦ Flags Affected :No Flags are affected.
◦ Addressing mode: Register indirect.
Prof. K. Adisesha 76
BRANCH GROUP
77. The addresses of the respective RST commands are:
Instruction Address
RST 0 0000H
RST 1 0008H
RST 2 0010H
RST 3 0018H
RST 4 0020H
RST 5 0028H
RST 6 0030H
RST 7 0038H
Prof. K. Adisesha 77
BRANCH GROUP
78. The stack is an area of memory identified by the programmer for
temporary storage of information.
The stack is a LIFO structure.
– Last In First Out.
The stack normally grows backwards into memory.
In the 8085, the stack is defined by setting the
SP (Stack Pointer) register.
• LXI SP, FFFFH
Prof. K. Adisesha 78
STACK AND MACHINE CONTROL
79. Saving Information on the Stack.
Information is saved on the stack by PUSHing it on.
It is retrieved from the stack by POPing it off.
The 8085 provides two instructions:
◦ PUSH
◦ POP
for storing information on the stack and retrieving it back.
Both PUSH and POP work with register pairs only.
Prof. K. Adisesha 79
STACK AND MACHINE CONTROL
80. PUSH Rp. (Push register pair contents on stack).
Example: LXI SP FFFFH.
PUSH H. (Move the content of HL pair on Stack).
Suppose at HL pair the data is H= 20H,L= 30H & SP is
initialized at FFFFH
Initially After execution
H=20H,L=30H H=20H,L=30H.
SP=FFFF H FFFD=30H,FFFE=20H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Register indirect.
Prof. K. Adisesha 80
STACK AND MACHINE CONTROL
81. POP Rp. (Pop register pair contents from stack).
Example: POP D(POP the content of DE pair from Stack).
Suppose at DE pair the data is H= 20H,L= 30H SP was
initialized at FFFFH
Initially After execution
D=20H,E=30H D=10H,E=80H.
FFFD=80H,FFFE=10H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Register indirect
Prof. K. Adisesha 81
STACK AND MACHINE CONTROL
82. XTHL (Exchange HL register pair contents with top of stack).
Example: XTHL(Exchange top with HL pair).
Suppose at HL pair the data is H= 20H,L= 30H & SP =FFFFH
& at locations FFFF=10H and at FFFE= 80H.
Initially After execution
H=20H,L=30H H=10H,L=80H.
SP=FFFF =10H,FFFE=80H FFFD=20H,FFFE=30H
◦ Flags Affected :No flags affected.
◦ Addressing mode: Register indirect.
Prof. K. Adisesha 82
STACK AND MACHINE CONTROL
83. Write a program to transfer a block of data from C550H to C55FH.
Store the data from C570H to C57FH .
LXI H ,C550H
LXI B ,C570H
MVI D,0FH
UP MOV A,M
STAX B
INX H
INX B
DCR D
JNZ UP
RST1
Prof. K. Adisesha 83
PROGRAM
84. Find out errors in the following :
MVI B,D =Immediate addressing doesn’t have register as operand
.Therefore, MVI B,80H.
INX L=Increment operator always acts on the higher memory address
in register pair .Thus ,INX H.
JP 80H = Conditional jump instructions doesn’t have any immediate
operand .Thus, JP UP.
If Flag contents are AB H, what is flag status
If flag contains AB H then it’s values from D7 to D0 are
10101011.
By comparing it with flag register we get S=1,Z=0,AC=0,
P=0,Cy=1.
Prof. K. Adisesha 84
PROGRAM
85. Write a program to add 10 data bytes. Data is stored from locations C200.
Store result at C300H.
LXI H,C200 H
MVI C, 0A H
UP MVI A,00 H
MOV B,M
ADD B
INX H
DCR C
JNZ UP
STA C300H
RST1.
Prof. K. Adisesha 85
PROGRAM
86. The µP operates with reference to clock signal.The rise and
fall of the pulse of the clock gives one clock cycle.
Each clock cycle is called a T state and a collection of
several T states gives a machine cycle.
Important machine cycles are :
1. Op-code fetch.
2. Memory read.
3. Memory write.
4. I/Op-read.
5. I/O write.
Prof. K. Adisesha 86
TIMING AND STATE DIAGRAM
87. Op-code Fetch: It basically requires 4 T states from T1-T4
The ALE pin goes high at first T state always.
AD0-AD7 are used to fetch OP-code and store the lower byte of
Program Counter.
A8-A15 store the higher byte of the Program Counter while IO/M¯
will be low since it is memory related operation.
RD¯ will only be low at the Op-code fetching time.
WR¯ will be at HIGH level since no write operation is done.
S0=1,S1=1 for Op-code fetch cycle.
Prof. K. Adisesha 87
TIMING AND STATE DIAGRAM
89. Memory Read Cycle: It basically requires 3T states from T1-T3
The ALE pin goes high at first T state always.
AD0-AD7 are used to fetch data from memory and store the
lower byte of address.
A8-A15 store the higher byte of the address while IO/M¯
will be low since it is memory related operation.
RD¯ will only be low at the data fetching time.
WR¯ will be at HIGH level since no write operation is done.
S0=0,S1=1 for Memory read cycle.
Prof. K. Adisesha 89
TIMING AND STATE DIAGRAM
90. Memory write Cycle: It basically requires 3T states from T1-T3 .
The ALE pin goes high at first T state always.
AD0-AD7 are used to fetch data from CPU and store the lower
byte of address.
A8-A15 store the higher byte of the address while IO/M¯ will
be low since it is memory related operation.
RD¯ will be HIGH since no read operation is done.
WR¯ will be at LOW level only when data fetching is done.
S0=1,S1=0 for Memory write cycle.
Prof. K. Adisesha 90
TIMING AND STATE DIAGRAM
91. Calculation of Delay using 8 bit counter:
Consider following example:
MVI C, count(8 bit) H 7 T states
UP DCR C 4 T states
JNZ UP 10/7 T
RET 10T
Here loop UP is executed (N-1) times.
Thus delay is
Td=M+[(count)x N) -3.
Where M= no.of T states outside loop.
N=no.of T states inside loop.
Prof. K. Adisesha 91
SUBROUTINE
92. Here value of M= 17, N= 14.
The maximum delay will occur if count is 255 or FF H.
Thus Td max =17+[255x14]-3= 3584 T states.
For 0.5 µsec delay for a T state, we get
Td max=0.5 µsec x 3584= 1792 µsec or 1.792 m sec.
Prof. K. Adisesha 92
SUBROUTINE
93. Generally µP 8085 can address 64 kB of memory .
Generally EPROMS are used as program memory and RAM
as data memory.
We can interface Multiple RAMs and EPROMS to single µP .
Memory interfacing includes 3 steps :
1.Select the chip.
2.Identify register.
3.Enable appropriate buffer.
Prof. K. Adisesha 93
8085 Memory Interfacing
94. Example: Interface 2Kbytes of Memory to 8085 with starting
address 8000H.
Initially we realize that 2K memory requires 11 address lines
(2^11=2048). So we use A0-A10 .
Write down A15 –A0
A15
14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1
1
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
ADD
8000H
87FFH
Prof. K. Adisesha 94
8085 Memory Interfacing
95. Address lines A0-A10 are used to interface memory while
A11,A12,A13,A14,A15 are given to 3:8 Decoder to provide an
output signal used to select the memory chip CS¯or Chip select
input.
MEMR¯ and MEMW¯are given to RD¯and WR¯pins of Memory
chip.
Data lines D0-D7 are given to D0-D7 pins of the memory chip.
In this way memory interfacing can be achieved.
Prof. K. Adisesha 95
8085 Memory Interfacing
96. The diagram of 2k interfacing is shown below:
A15-A8
Latch
AD7-AD0
D7- D0
A7- A0
8085
ALE
IO/M
RD
WR
2K Byte
Memory
Chip
WR
RD
CS
A10- A0
A15- A11
3:8DECODER
Prof. K. Adisesha 96
8085 Memory Interfacing
97. In this example we saw that some address lines are used for
interfacing while others are for decoding.
It is called absolute decoding.
We sometimes don’t requires that many address lines. So
we ignore them. But this may lead to shadowing or multiple
address.
This type of decoding is called linear decoding or partial
decoding.
In partial decoding wastage of address takes place but it
requires less hardware and cost is also less as compared
with absolute one. Prof. K. Adisesha 97
8085 Memory Interfacing
98. PA0-PA7 I/O Port A Pins
PB0-PB7 I/O Port B Pins
PC0-PC7 I/O Port C Pins
D0-D7 I/O Data Pins
RESET I Reset pin
RD¯ I Read input
WR ¯ I Write input
A0-A1 I Address pins
CS ¯ I Chip select
Vcc , Gnd I +5volt supply
Prof. K. Adisesha 98
8255 PIN DIAGRAM
100. Data Bus Buffer: It is an 8 bit data buffer used to interface
8255 with 8085. It is connected to D0-D7 bits of 8255.
Read/write control logic:It consists of inputs
RD¯,WR¯,A0,A1,CS¯ .
RD¯,WR¯ are used for reading and writing on to 8255 and
are connected to MEMR¯,MEMW¯ of 8085 respectively.
A0,A1 are Port select signals used to select the particular
port .
CS ¯ is used to select the 8255 device .
It is controlled by the output of the 3:8 decoder used to
decode the address lines of 8085.
Prof. K. Adisesha 100
8255 BLOCK DIAGRAM
101. A1 A0 Selected port
0 0 Port A
0 1 Port B
1 0 Port C
1 1 Control Register
A0,A1 decide the port to be used in 8255.
Prof. K. Adisesha 101
8255 BLOCK DIAGRAM
102. Group A and Group B Control:
Group A control consists of Port A and Port C upper.
Group B control consists of Port A and Port C lower.
Each group is controlled through software.
They receive commands from the RD¯, WR¯ pins to allow
access to bit pattern of 8085.
The bit pattern consists of :
1. Information about which group is operated.
2. Information about mode of Operation.
Prof. K. Adisesha 102
8255 BLOCK DIAGRAM
103. PORT A, B: These are bi-directional 8 bit ports each and are
used to interface 8255 with CPU or peripherals.
Port A is controlled by Group A while Port B is controlled by
Group B Control.
PORT C: This is a bi-directional 8 bit port controlled partially
by Group A control and partially by Group B control .
It is divided into two parts Port C upper and Port C lower each
of a nibble.
It is used mainly for control signals and interfacing with
peripherals.
Prof. K. Adisesha 103
8255 BLOCK DIAGRAM
104. Mode 0 : Simple I/O
• Any of A, B, CL and CH can be programmed as input or output
Mode 1: I/O with Handshake
• A and B can be used for I/O
• C provides the handshake signals
Mode 2: Bi-directional with handshake
• A is bi-directional with C providing handshake signals
• B is simple I/O (mode-0) or handshake I/O (mode-1)
BSR (Bit Set Reset) Mode
• Only C is available for bit mode access.
• Allows single bit manipulation for control applications
Prof. K. Adisesha 104
8255 MODES
105. Here 8255 is interfaced in Memory Mapped I/O mode.
Initially we write down the addresses and then interface it .
A15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Port
1 0 0 0 0 X X X X X X X X X 0 0 A
1 0 0 0 0 X X X X X X X X X 0 1 B
1 0 0 0 0 X X X X X X X X X 1 0 C
1 0 0 0 0 X X X X X X X X X 1 1 CW
Prof. K. Adisesha 105
INTERFACING 8085 & 8255
106. Thus we get addresses ,considering don’t cares to be zero as
Port A =8000H
Port B =8001H
Port C =8002H
CWR =8003H
We give A11,A12,A13 pins to A,B,C inputs of Decoder to
enable 8255 or Chip Select.
A15 is logic 1 so it is given to active HIGH G1 pin& A14 ,IO/M
¯ are given to active low G2B ¯,G2A ¯ pins.
Output from Latch is given as A0,A1 pins to 8255 while D0-D7
are given as data inputs.
Prof. K. Adisesha 106
INTERFACING 8085 & 8255
108. Example: Take data from 8255 port B. Add FF H .Output result
to port A.
MVI A,82H Initialize 8255.
OUT 83H
LDA 81H Take data from port B
ADI FFH Add FF H to data
OUT 80H. OUT Result to port A.
RST1. STOP.
Prof. K. Adisesha 108
INTERFACING 8085 & 8255
110. Serial Communications systems are of three types:
Simplex: This is a one way communication.
Only one party can speak.
The other party only hears to the first one but cant
communicate.
System A System B
unidirectional
Transmitter Receiver
Prof. K. Adisesha 110
SERIAL COMMUNICATION
111. System A System B
OR
Transmi
tter/Rec
eiver
Receiver
/Transm
itter
Half Duplex: It is a two way communication between two
ports provided that only party can communicate at a time.
• When one party stops transmitting the other starts transmitting.
• The first party now acts as a receiver.
Prof. K. Adisesha 111
SERIAL COMMUNICATION
112. OR/AND.
Full Duplex: It is a two way communication between two ports
and both parties can communicate at same time.
Thus here efficient communication can be established.
Transmitter/
Receiver
Receiver/
Transmitter.
Prof. K. Adisesha 112
SERIAL COMMUNICATION
113. Asynchronous Synchronous
1. It transfers one character at a
time.
1. It transfers group of
characters at a time.
2. Used for transfer data rates
<20KBPS
2. Used for transfer data rates
>20KBPS
3. Start and stop bit for each
character which forms a frame.
3. No start and stop bit for
each character.
4. Two Clocks are used for Tx
and Rx
4. Single clock is used for both
Tx and Rx.
Prof. K. Adisesha 113
TRANSMISSION FORMATS
114. Interrupt is a process where an external device can get the
attention of the microprocessor.
The process starts from the I/O device
The process is asynchronous.
Classification of Interrupts
Interrupts can be classified into two types:
Maskable Interrupts (Can be delayed or Rejected)
Non-Maskable Interrupts (Can not be delayed or Rejected)
Prof. K. Adisesha 114
INTERRUPTS IN 8085
115. Interrupts can also be classified into:
◦ Vectored (the address of the service routine is hard-wired)
◦ Non-vectored (the address of the service routine needs to be
supplied externally by the device)
An interrupt is considered to be an emergency signal that may
be serviced.
◦ The Microprocessor may respond to it as soon as possible.
Prof. K. Adisesha 115
INTERRUPTS IN 8085
116. The 8085 has 5 interrupt inputs.
The INTR input.
◦ The INTR input is the only non-vectored interrupt.
◦ INTR is mask-able using the EI/DI instruction pair.
RST 5.5, RST 6.5, RST 7.5 are all automatically vectored.
◦ RST 5.5, RST 6.5, and RST 7.5 are all mask-able.
TRAP is the only non-mask-able interrupt in the 8085
◦ TRAP is also automatically vectored.
Prof. K. Adisesha 116
INTERRUPTS IN 8085
117. Non vectored interrupts:
The 8085 recognizes 8 RESTART instructions: RST0 - RST7
. Each of these would send the execution to a predetermined
hard-wired memory location:
Restart
Instruction
Equivalent to
RST0 CALL 0000H
RST1 CALL 0008H
RST2 CALL 0010H
RST3 CALL 0018H
RST4 CALL 0020H
RST5 CALL 0028H
RST6 CALL 0030H
RST7 CALL 0038H
Prof. K. Adisesha 117
INTERRUPTS IN 8085
118. Interrupt name Mask-able Vectored
TRAP No Yes
RST 7.5 Yes Yes
RST 6.5 Yes Yes
RST 5.5 Yes Yes
INTR YES NO
Prof. K. Adisesha 118
INTERRUPT PRIORITY
119. 119
SOD
SDE
XXX
R7.5
MSE
M7.5
M6.5
M5.5
0
1
2
3
4
5
6
7
RST5.5 Mask
RST6.5 Mask
RST7.5 Mask
}0 - Available
1 - Masked
Mask Set Enable
0 - Ignore bits 0-2
1 - Set the masks according
to bits 0-2
Force RST7.5 Flip Flop to reset
Not Used
Enable Serial Data
0 - Ignore bit 7
1 - Send bit 7 to SOD pin
Serial Out Data
•SIM Instruction helps activate a particular interrupt.
•It can also mask a maskable interrupt.
Prof. K. Adisesha 119
SIM INSTRUCTION
120. Example: Set the interrupt masks so that RST5.5 is
enabled, RST6.5 is masked, and RST7.5 is enabled.
First, determine the contents of the accumulator.
- Enable 5.5 bit 0 = 0
- Disable 6.5 bit 1 = 1
- Enable 7.5 bit 2 = 0
- Allow setting the masks bit 3 = 1
- Don’t reset the flip flop bit 4 = 0
- Bit 5 is not used bit 5 = 0
- Don’t use serial data bit 6 = 0
- Serial data is ignored bit 7 = 0
SDO
SDE
XXX
R7.5
MSE
M7.5
M6.5
M5.5
0 1 0
0
0
0
0 1
EI ; Enable interrupts including INTR
MVI A, 0A ; Prepare the mask to enable RST 7.5, and 5.5, disable 6.5
SIM ; Apply the settings RST masks
Prof. K. Adisesha 120
SIM INSTRUCTION
121. Serial Data In
RST5.5 Interrupt Pending
RST6.5 Interrupt Pending
RST7.5 Interrupt Pending
0 - Available
1 - Masked
Interrupt Enable
Value of the Interrupt Enable
Flip Flop
SDI
P7.5
P6.5
P5.5
IE
M7.5
M6.5
M5.5
0
1
2
3
4
5
6
7
RST5.5 Mask
RST6.5 Mask
RST7.5 Mask
}
•Since the 8085 has five interrupt lines, interrupts may occur during an
ISR and remain pending.
•Using the RIM instruction, it is possible to can read the status of the
interrupt lines and find if there are any pending interrupts.
Prof. K. Adisesha 121
RIM INSTRUCTION
123. Three independent 16 bit counters.
24 pin Dual in line Package.
Counting facility in Both BCD and Binary modes.
Dc to 2 MHz operating Frequency.
Can be used as a clock generator.
Prof. K. Adisesha 123
8253 Features
125. 0 0 0 Mode 0
0 0 1 Mode 1
X 1 0 Mode 2
X 1 1 Mode 3
1 0 0 Mode 4
1 0 1 Mode 5
M2 M1 M0
BCD =0 Binary counter
BCD =1 BCD counter
Prof. K. Adisesha 125
CONTROL WORD
126. Example: Use 8253 as a square wave generator with 1ms
period if the input frequency is 1MHz.
We use counter 0 as a square wave generator and address of
counter 0 =10H and control register =13H.
I/P frequency is 1MHz.So time is 1µsec.
Count value = Required period /Input period = 1ms/1 µsec
=1000(Decimal).
Thus we use 8253 as a decimal counter.
Prof. K. Adisesha 126
8253 SQUARE WAVE
127. Program:
MVI A,37H Initialize counter 0 mode 3
OUT 13H 16 bit count BCD
MVI A,00H Load LSB count to counter 0
OUT 10H
MVI A,10H Load MSB count to counter 0
OUT 10H.
Thus, the output will be a square wave.
Prof. K. Adisesha 127
8253 SQUARE WAVE
129. It is a 4 Channel DMA containing 4 individual I/P ,O/P
Channels.
CH0,CH1,CH2,CH3
It is compatible with Intel processors.
The maximum frequency is 3 MHz.
It executes 3 cycles:
1.DMA read
2.DMA write.
3.DMA verify.
The external device can terminate DMA Operation
Prof. K. Adisesha 129
8257 DMA
130. Rotating priority mode: Each channel has equal priority.
Priority is shifted from one channel to other.
Fixed priority mode: Each channel has a fixed priority and if
higher priority channels are busy then smaller priority will get
to serve.
Extended write mode: This mode is used to interface slower
devices to the system.
TC stop mode: If this bit is set the channel whose terminal
count is reached is disabled.
Auto reload mode: If this bit is set data is transferred by
channel 2 only. All other channels are not used.
Prof. K. Adisesha 130
OPERRATING MODES OF 8257