The document describes a proposed improved on-chip permutation network (OCP network) for multiprocessor system-on-chips (MPSoCs) that supports guaranteed traffic permutation. The network employs a pipelined circuit-switching approach combined with a dynamic path-setup scheme under a three-stage Clos network topology. A programmable arbiter priority logic is used to improve data transfer efficiency by providing three priority logics - fixed, round robin, and dynamic - that can be selected according to priority requirements. The design is implemented on an FPGA and simulation results and synthesis reports indicate the proposed OCP network improves power, delay, and data efficiency compared to existing systems.
An Efficient System for Traffic Control in Networks Using Virtual Routing Top...IJMER
International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education.
Dynamic fragmentation using path exchange scheme in EONmanishajagtap1
In EON(elastic optical system), fragmentation of lightpath is one primary concern. A few methodologies have been introduced. The paths (i.e. Backup and Primary) available for EON. This liberates the lightpaths to be partitioned into parts are induced by primary lightpaths, which are not to be disturbed to accomplish hitless defragmentation. We trade path function work by flipping the ways. This permits lightpaths to be reallocated amid the defragmentation procedure while they function as backup. For changing path function, we show static spectrum reallocation optimization that overcomes spectrum fragmentation.
OPTIMIZATION OF IP NETWORKS IN VARIOUS HYBRID IGP/MPLS ROUTING SCHEMESEM Legacy
12th GI/ITG CONFERENCE ON MEASURING, MODELLING AND EVALUATION OF COMPUTER AND COMMUNICATION SYSTEMS
3rd POLISH-GERMAN TELETRAFFIC SYMPOSIUM
PGTS 2004
Eueung Mulyana, Ulrich Killat
An Efficient System for Traffic Control in Networks Using Virtual Routing Top...IJMER
International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education.
Dynamic fragmentation using path exchange scheme in EONmanishajagtap1
In EON(elastic optical system), fragmentation of lightpath is one primary concern. A few methodologies have been introduced. The paths (i.e. Backup and Primary) available for EON. This liberates the lightpaths to be partitioned into parts are induced by primary lightpaths, which are not to be disturbed to accomplish hitless defragmentation. We trade path function work by flipping the ways. This permits lightpaths to be reallocated amid the defragmentation procedure while they function as backup. For changing path function, we show static spectrum reallocation optimization that overcomes spectrum fragmentation.
OPTIMIZATION OF IP NETWORKS IN VARIOUS HYBRID IGP/MPLS ROUTING SCHEMESEM Legacy
12th GI/ITG CONFERENCE ON MEASURING, MODELLING AND EVALUATION OF COMPUTER AND COMMUNICATION SYSTEMS
3rd POLISH-GERMAN TELETRAFFIC SYMPOSIUM
PGTS 2004
Eueung Mulyana, Ulrich Killat
Modified Headfirst Sliding Routing: A Time-Based Routing Scheme for Bus-Nochy...IJERA Editor
Several interesting topologies emerge by incorporating the third dimension in networks-on-chip (NoC). The Network-on-Chip (NoC) is Network-version of System on-Chip (SoC) means that on-chip communication is done through packet based networks. In NOC topology, routing algorithm and switching are main terminology .The routing algorithm is one of the key factor in NOC architecture. The routing algorithm, which defines as the path taken by a packet between the source and the destination. A good routing algorithm is necessary to improve the network performance. . Here we are proposing a new architecture to improve the throughput and latency of the network. In the proposed approach we are using a fixed path for the packet to transmit from source to destination
Haqr the hierarchical ant based qos aware on demand routing for manetscsandit
A Mobile Ad Hoc Network (MANET) is a collection of wireless mobile devices with no pre
existing infrastructure or centralized control. Supporting QoS during routing is a very
challenging task. Clustering is an effective method for resource management regarding network
performance, routing protocol design, QoS etc. In real time various types of nodes with different
computing and transmission power, different rolls and different mobility pattern may exist.
Hierarchical routing provides routing through this kind of heterogeneous nodes. In this paper,
HAQR, a novel ant based QoS aware routing is proposed on a three level hierarchical cluster
based topology in MANET which will be more scalable and efficient compared to flat
architecture and will give better throughput.
Long-Term Advancement Progressed (LTE-ADV) is the advancement of the long-term evolution,
which created via 3GPP. LTE-ADV aims to offer a transmission bandwidth of (100) MHz by using Carrier
Aggregation (CA) to aggregate LTE-ADV carriers. To increase the data capacity of the system and
resource allocation converts a very good tool. LTE-Advanced multiple Component Carriers (CCs) becomes
a difficult optimization problem. In the paper proposes a new scheduling algorithm and compares with a
different scheduling traditional algorithms that are proportional fair and round robin in the CA, in order to
find the best scheduler that provides high-quality throughput and improves fairness. It also evaluates
mapping model types are Mutual Information Effective SINR Mapping (MIESM) and Exponential Effective
SINR Mapping (EESM). The results show that the throughput in the proposed algorithm with MIESM
outperforms from others mapping and scheduling.
The 3GPP Long Term Evolution Advanced (LTE-A) standard specifies a set of pioneer features such as relay nodes and carrier aggregation. At the same time, the Software Defined Networks (SDN) have become an emerging technology which provides centralized control and programmability to modern networks. In the current communication environment, cloud computing could combine the advantages of both technologies in order to create a novel cloud assisted Software Defined LTEA architecture with relay nodes. Moreover, due to the increased requirements of modern services, the optimal resource allocation is a necessity. In such a context, this paper describes a QoS aware cross carrier scheduler for downlink flows, aiming at the optimization of system resources allocation. The proposed scheduler is evaluated against the PF, MLWDF, EXP/PF, EXP RULE, LOG RULE, FLS and FLSA schedulers in a cloud assisted Software Defined LTE-A topology with relay nodes. Simulation results show that the proposed scheduler improves the real time services performance while at the same time maintains an acceptable performance for best effort flows.
Design A Congestion Aware Routing Algorithm for Synchronous Cam Designijtsrd
The effect of process variation (PV) on delay is a major reason to decay the performance in advanced technologies. The performance of front routing algorithms is determined with or without PV for different traffic patterns. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. PV decreases the saturation throughput and increases the average message delay. Adaptive routing algorithm should be manipulated with the PV. A novel PV delay and congestion aware routing (PDCR) algorithm is presented for asynchronous network-on-chip (NOC) design. The routing algorithm performs various adaptive routing algorithms in the average delay and saturation throughput for different traffic patterns. A low-power content-addressable memory (CAM) by a new algorithm is proposed for associativity between the input tag and the corresponding address of the output data. The proposed architecture is depends on a recently developed sparse clustered network by utilizing binary connections that on-average eliminates most of the parallel comparisons performed during a search. P. Mounica | R. Umamaheswari | R. Madhavi | R. Nischala | N. Ramesh Babu"Design A Congestion Aware Routing Algorithm for Synchronous Cam Design" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-3 , April 2018, URL: http://www.ijtsrd.com/papers/ijtsrd11547.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/11547/design-a-congestion-aware-routing-algorithm-for-synchronous-cam-design/p-mounica
Exploiting Outage Performance of Wireless Powered NOMATELKOMNIKA JOURNAL
Considering a dual-hop energy-harvesting (EH) non-orthogonal multiple access (NOMA) relaying system, this paper consider novel relaying protocols based on time power switching-based relaying (TPSR) architecture for amplify-and-forward modes. We introduce novel system model relaying network with impacts of energy harvesting fractions and derive analytical expressions for outage probability for the information transmission link. It confirmed that right selection of power allocation for NOMA to obtain optimal performance. Theoretical results show that, in comparison with the conventional solutions, the proposed model can achieve optimal throughput efficiency for sufficiently small threshold SNR with condition of controlling time switching fractions and power splitting fractions appropriately in TPSR protocol. We also explore impacts of transmission distances in each hop, transmission rate, the other key parameters of TPSR to outage performance for different channel models. Simulation results are presented to corroborate the proposed methodology.
MFMP Vs ECMP Under RED Queue ManagementCSCJournals
In this paper we compare the performance of a Maximum Flow Multi Path routing (MFMP) and Equal Cost Multi Path routing (ECMP) under a congestion avoidance scheme: Random Early Detection (RED). We show through simulation that MFMP performs well than ECMP in terms of mean end to end delay, packet loss percentage and packet delivery percentage.
Optimized Design of 2D Mesh NOC Router using Custom SRAM & Common Buffer Util...VLSICS Design
With the shrinking technology, reduced scale and power-hungry chip IO leads to System on Chip. The design of SOC using traditional standard bus scheme encounters with issues like non-uniform delay and routing problems. Crossbars could scale better when compared to buses but tend to become huge with increasing number of nodes. NOC has become the design paradigm for SOC design for its highly regularized interconnect structure, good scalability and linear design effort. The main components of an NoC topology are the network adapters, routing nodes, and network interconnect links. This paper mainly deals with the implementation of full custom SRAM based arrays over D FF based register arrays in the design of input module of routing node in 2D mesh NOC topology. The custom SRAM blocks replace D FF(D flip flop) memory implementations to optimize area and power of the input block. Full custom design of SRAMs has been carried out by MILKYWAY, while physical implementation of the input module with SRAMs has been carried out by IC Compiler of SYNOPSYS.The improved design occupies approximately 30% of the area of the original design. This is in conformity to the ratio of the area of an SRAM cell to the area of a D flip flop, which is approximately 6:28.The power consumption is almost halved to 1.5 mW. Maximum operating frequency is improved from 50 MHz to 200 MHz. It is intended to study and quantify the behavior of the single packet array design in relation to the multiple packet array design. Intuitively, a
common packet buffer would result in better utilization of available buffer space. This in turn would translate into lower delays in transmission. A MATLAB model is used to show quantitatively how performance is improved in a common packet array design.
In Wireless Sensor Network (WSN), QoS (Quality of Service) in sensor application plays a very important
role. QoS based routing is required to ensure the best use of nodes in WSN. In this paper, a comparative
study of QoS based routing in Media Access Control (MAC) protocols are presented based on the traits to
solve problems like prioritization, timeliness, reliability etc. The study mainly focuses on some priority
based QoS protocols used in WSN and a comparison among them. The study reveals that among the five
mentioned protocols; QMAC, PRIMA, DB-MAC, RAP, GTS; PRIMA shows the best performance in the
category of Packet Prioritization, Scheduling Scheme, Queue Type, Energy Awareness and QoS.
Interconnected Serialized Architecture for Transmission SystemsIJERD Editor
Transmission system with proposed multiplexer-flip-flops (MUX-FFs) has a high throughput and low-cost solution for serial link transmitters. MUX-FFs is designed with proposed multiplexer-latches that possess a logic function of various combinational circuits and storing capacity of sequential circuits. Pipeline arrangement with MUX-FFs composed of cascaded latches and MUX-latches with this many latch gates for sequential can be removed. Simulation results show that a 8-to-1 serializer with MUX-FFs reduces 63% gate-count compared to traditional pipeline transmission architecture. The measured results shows that the MUX-FFs and the proposed transmission architecture are almost bit error free and high speed in transmission.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...VLSICS Design
High speed Full-Adder (FA) module is a critical element in designing high performance arithmetic circuits. In this paper, we propose a new high speed multiple-valued logic FA module. The proposed FA is constructed by 14 transistors and 3 capacitors, using carbon nano-tube field effect transistor (CNFET) technology. Furthermore, our proposed technique has been examined in different voltages (i.e., 0.65v and 0.9v). The observed results reveal power consumption and power delay product (PDP) improvements compared to existing FA counterparts.
Delay Sensitive Packet Scheduling Algorithm for MANETs by Cross LayerAM Publications
The delay sensitive packet scheduling and routing algorithm to effectively deliver delay sensitive data’s over a multihop
networks. First packet urgency, node urgency, route urgency are calculated on the basis of end-to-end delay requirements.
Based on these urgency metrics, the proposed packet scheduling algorithm determines the transmission order of each packet to
minimize the node urgency without unnecessary packet drop, and the proposed routing algorithm establishes a route to minimize
the derivatives of route urgency in order to maximize the number of packets delivered within the required end-to-end delay.
Finally experimental results are presented to evaluate the performance of the proposed joint working algorithms.
A novel hierarchical ant based qos aware intelligent routing scheme for manetsIJCNCJournal
MANET is a collection of mobile devices with no centralized control and no pre-existing infrastructures.
Due to the nodal mobility, supporting QoS during routing in this type of networks is a very challenging
task. To tackle this type of overhead many routing algorithms with clustering approach have been
proposed. Clustering is an effective method for resource management regarding network performance,
routing protocol design, QoS etc. Most of the flat network architecture contains homogeneous capacity of
nodes but in real time nodes are with heterogeneous capacity and transmission power. Hierarchical
routing provides routing through this kind of heterogeneous nodes. Here, routes can be recorded
hierarchically, across clusters to increase routing flexibility. Besides this, it increases scalability and
robustness of routes. In this paper, a novel ant based QoS aware routing is proposed on a three level
hierarchical cluster based topology in MANET which will be more scalable and efficient compared to flat
architecture and will give better throughput.
Modified Headfirst Sliding Routing: A Time-Based Routing Scheme for Bus-Nochy...IJERA Editor
Several interesting topologies emerge by incorporating the third dimension in networks-on-chip (NoC). The Network-on-Chip (NoC) is Network-version of System on-Chip (SoC) means that on-chip communication is done through packet based networks. In NOC topology, routing algorithm and switching are main terminology .The routing algorithm is one of the key factor in NOC architecture. The routing algorithm, which defines as the path taken by a packet between the source and the destination. A good routing algorithm is necessary to improve the network performance. . Here we are proposing a new architecture to improve the throughput and latency of the network. In the proposed approach we are using a fixed path for the packet to transmit from source to destination
Haqr the hierarchical ant based qos aware on demand routing for manetscsandit
A Mobile Ad Hoc Network (MANET) is a collection of wireless mobile devices with no pre
existing infrastructure or centralized control. Supporting QoS during routing is a very
challenging task. Clustering is an effective method for resource management regarding network
performance, routing protocol design, QoS etc. In real time various types of nodes with different
computing and transmission power, different rolls and different mobility pattern may exist.
Hierarchical routing provides routing through this kind of heterogeneous nodes. In this paper,
HAQR, a novel ant based QoS aware routing is proposed on a three level hierarchical cluster
based topology in MANET which will be more scalable and efficient compared to flat
architecture and will give better throughput.
Long-Term Advancement Progressed (LTE-ADV) is the advancement of the long-term evolution,
which created via 3GPP. LTE-ADV aims to offer a transmission bandwidth of (100) MHz by using Carrier
Aggregation (CA) to aggregate LTE-ADV carriers. To increase the data capacity of the system and
resource allocation converts a very good tool. LTE-Advanced multiple Component Carriers (CCs) becomes
a difficult optimization problem. In the paper proposes a new scheduling algorithm and compares with a
different scheduling traditional algorithms that are proportional fair and round robin in the CA, in order to
find the best scheduler that provides high-quality throughput and improves fairness. It also evaluates
mapping model types are Mutual Information Effective SINR Mapping (MIESM) and Exponential Effective
SINR Mapping (EESM). The results show that the throughput in the proposed algorithm with MIESM
outperforms from others mapping and scheduling.
The 3GPP Long Term Evolution Advanced (LTE-A) standard specifies a set of pioneer features such as relay nodes and carrier aggregation. At the same time, the Software Defined Networks (SDN) have become an emerging technology which provides centralized control and programmability to modern networks. In the current communication environment, cloud computing could combine the advantages of both technologies in order to create a novel cloud assisted Software Defined LTEA architecture with relay nodes. Moreover, due to the increased requirements of modern services, the optimal resource allocation is a necessity. In such a context, this paper describes a QoS aware cross carrier scheduler for downlink flows, aiming at the optimization of system resources allocation. The proposed scheduler is evaluated against the PF, MLWDF, EXP/PF, EXP RULE, LOG RULE, FLS and FLSA schedulers in a cloud assisted Software Defined LTE-A topology with relay nodes. Simulation results show that the proposed scheduler improves the real time services performance while at the same time maintains an acceptable performance for best effort flows.
Design A Congestion Aware Routing Algorithm for Synchronous Cam Designijtsrd
The effect of process variation (PV) on delay is a major reason to decay the performance in advanced technologies. The performance of front routing algorithms is determined with or without PV for different traffic patterns. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. PV decreases the saturation throughput and increases the average message delay. Adaptive routing algorithm should be manipulated with the PV. A novel PV delay and congestion aware routing (PDCR) algorithm is presented for asynchronous network-on-chip (NOC) design. The routing algorithm performs various adaptive routing algorithms in the average delay and saturation throughput for different traffic patterns. A low-power content-addressable memory (CAM) by a new algorithm is proposed for associativity between the input tag and the corresponding address of the output data. The proposed architecture is depends on a recently developed sparse clustered network by utilizing binary connections that on-average eliminates most of the parallel comparisons performed during a search. P. Mounica | R. Umamaheswari | R. Madhavi | R. Nischala | N. Ramesh Babu"Design A Congestion Aware Routing Algorithm for Synchronous Cam Design" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-3 , April 2018, URL: http://www.ijtsrd.com/papers/ijtsrd11547.pdf http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/11547/design-a-congestion-aware-routing-algorithm-for-synchronous-cam-design/p-mounica
Exploiting Outage Performance of Wireless Powered NOMATELKOMNIKA JOURNAL
Considering a dual-hop energy-harvesting (EH) non-orthogonal multiple access (NOMA) relaying system, this paper consider novel relaying protocols based on time power switching-based relaying (TPSR) architecture for amplify-and-forward modes. We introduce novel system model relaying network with impacts of energy harvesting fractions and derive analytical expressions for outage probability for the information transmission link. It confirmed that right selection of power allocation for NOMA to obtain optimal performance. Theoretical results show that, in comparison with the conventional solutions, the proposed model can achieve optimal throughput efficiency for sufficiently small threshold SNR with condition of controlling time switching fractions and power splitting fractions appropriately in TPSR protocol. We also explore impacts of transmission distances in each hop, transmission rate, the other key parameters of TPSR to outage performance for different channel models. Simulation results are presented to corroborate the proposed methodology.
MFMP Vs ECMP Under RED Queue ManagementCSCJournals
In this paper we compare the performance of a Maximum Flow Multi Path routing (MFMP) and Equal Cost Multi Path routing (ECMP) under a congestion avoidance scheme: Random Early Detection (RED). We show through simulation that MFMP performs well than ECMP in terms of mean end to end delay, packet loss percentage and packet delivery percentage.
Optimized Design of 2D Mesh NOC Router using Custom SRAM & Common Buffer Util...VLSICS Design
With the shrinking technology, reduced scale and power-hungry chip IO leads to System on Chip. The design of SOC using traditional standard bus scheme encounters with issues like non-uniform delay and routing problems. Crossbars could scale better when compared to buses but tend to become huge with increasing number of nodes. NOC has become the design paradigm for SOC design for its highly regularized interconnect structure, good scalability and linear design effort. The main components of an NoC topology are the network adapters, routing nodes, and network interconnect links. This paper mainly deals with the implementation of full custom SRAM based arrays over D FF based register arrays in the design of input module of routing node in 2D mesh NOC topology. The custom SRAM blocks replace D FF(D flip flop) memory implementations to optimize area and power of the input block. Full custom design of SRAMs has been carried out by MILKYWAY, while physical implementation of the input module with SRAMs has been carried out by IC Compiler of SYNOPSYS.The improved design occupies approximately 30% of the area of the original design. This is in conformity to the ratio of the area of an SRAM cell to the area of a D flip flop, which is approximately 6:28.The power consumption is almost halved to 1.5 mW. Maximum operating frequency is improved from 50 MHz to 200 MHz. It is intended to study and quantify the behavior of the single packet array design in relation to the multiple packet array design. Intuitively, a
common packet buffer would result in better utilization of available buffer space. This in turn would translate into lower delays in transmission. A MATLAB model is used to show quantitatively how performance is improved in a common packet array design.
In Wireless Sensor Network (WSN), QoS (Quality of Service) in sensor application plays a very important
role. QoS based routing is required to ensure the best use of nodes in WSN. In this paper, a comparative
study of QoS based routing in Media Access Control (MAC) protocols are presented based on the traits to
solve problems like prioritization, timeliness, reliability etc. The study mainly focuses on some priority
based QoS protocols used in WSN and a comparison among them. The study reveals that among the five
mentioned protocols; QMAC, PRIMA, DB-MAC, RAP, GTS; PRIMA shows the best performance in the
category of Packet Prioritization, Scheduling Scheme, Queue Type, Energy Awareness and QoS.
Interconnected Serialized Architecture for Transmission SystemsIJERD Editor
Transmission system with proposed multiplexer-flip-flops (MUX-FFs) has a high throughput and low-cost solution for serial link transmitters. MUX-FFs is designed with proposed multiplexer-latches that possess a logic function of various combinational circuits and storing capacity of sequential circuits. Pipeline arrangement with MUX-FFs composed of cascaded latches and MUX-latches with this many latch gates for sequential can be removed. Simulation results show that a 8-to-1 serializer with MUX-FFs reduces 63% gate-count compared to traditional pipeline transmission architecture. The measured results shows that the MUX-FFs and the proposed transmission architecture are almost bit error free and high speed in transmission.
International Journal of Computational Engineering Research(IJCER)ijceronline
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...VLSICS Design
High speed Full-Adder (FA) module is a critical element in designing high performance arithmetic circuits. In this paper, we propose a new high speed multiple-valued logic FA module. The proposed FA is constructed by 14 transistors and 3 capacitors, using carbon nano-tube field effect transistor (CNFET) technology. Furthermore, our proposed technique has been examined in different voltages (i.e., 0.65v and 0.9v). The observed results reveal power consumption and power delay product (PDP) improvements compared to existing FA counterparts.
Delay Sensitive Packet Scheduling Algorithm for MANETs by Cross LayerAM Publications
The delay sensitive packet scheduling and routing algorithm to effectively deliver delay sensitive data’s over a multihop
networks. First packet urgency, node urgency, route urgency are calculated on the basis of end-to-end delay requirements.
Based on these urgency metrics, the proposed packet scheduling algorithm determines the transmission order of each packet to
minimize the node urgency without unnecessary packet drop, and the proposed routing algorithm establishes a route to minimize
the derivatives of route urgency in order to maximize the number of packets delivered within the required end-to-end delay.
Finally experimental results are presented to evaluate the performance of the proposed joint working algorithms.
A novel hierarchical ant based qos aware intelligent routing scheme for manetsIJCNCJournal
MANET is a collection of mobile devices with no centralized control and no pre-existing infrastructures.
Due to the nodal mobility, supporting QoS during routing in this type of networks is a very challenging
task. To tackle this type of overhead many routing algorithms with clustering approach have been
proposed. Clustering is an effective method for resource management regarding network performance,
routing protocol design, QoS etc. Most of the flat network architecture contains homogeneous capacity of
nodes but in real time nodes are with heterogeneous capacity and transmission power. Hierarchical
routing provides routing through this kind of heterogeneous nodes. Here, routes can be recorded
hierarchically, across clusters to increase routing flexibility. Besides this, it increases scalability and
robustness of routes. In this paper, a novel ant based QoS aware routing is proposed on a three level
hierarchical cluster based topology in MANET which will be more scalable and efficient compared to flat
architecture and will give better throughput.
Struggle within the Struggle: Voices of women garment workersSLDIndia
Struggle within the Struggle: Voices of women garment workers
Sexual harassment at the workplace is by now well understood as a form of gender discrimination at work, and a violation of the basic principles of equality and dignity ensured by our Constitution. On 23 April 2013, sixteen years after the landmark Vishaka judgment of 1997, the Parliament of India enacted The Sexual Harassment of Women at Workplace (Prevention, Prohibition and Redressal) Act, 2013, which was subsequently notified by the Ministry of Women and Child Development on 9 December 2013. In recent years, sexual harassment at the workplace has increasingly come to be recognised as a cause of concern, as it violates basic principles of gender equality and labour rights in the framework of these being inalienable human rights of all workers alike.
Though not yet covered by any specific international instrument, the International Labour Organization’s (ILO) Committee of Experts considers ‘sexual harassment’ to fall within the scope of the ILO Discrimination (Employment and Occupation) Convention, 1958 (No.111), and the Committee on the Convention on Elimination of All Forms of Discrimination against Women (CEDAW) has also qualified it as a form of discrimination on the basis of sex, and as a form of violence against women.
Portable storage racks can be used to store rugs, fabric, textiles, parts, components, tires, and more, to optimize storage density and improve handling efficiency.
Among the manufacturing industries, the electronics industry occupies a key position in modern science and technology. It plays vital role in the field of Atomic Energy, Communication, Defense, Education, Entertainment and Space Technology. Until 1970’s the electronics industry was the most protected of all the Indian industries. At that point of time country’s electronics policy strongly favored self-reliance and technology and capital imports were strongly discouraged. This resulted in the electronics industry being highly under developed till the late 1980’s. The industry was considered very inefficient producing outdated and low quality models at a very high cost. Policy reforms were initiated in the early 1990’s with the liberalization of trade and industry sectors. With the change in the policy regimes after liberalization, the industry experienced restructuring.
Problems encountered in Routing Algorithms for 2D-Mesh NoCsSandeep Singh
As technology scales down toward deep submicron,
large numbers of IP blocks are being integrated on the same Silicon die, thereby enabling large amount of parallel
computations, such as those required for multimedia workloads.
Network-on-chip (NOC) serves as an important agent to
eliminate the communication bottleneck of future multicore
systems. Arbiter, a prime component has a great impact on the
feasibility of router. In this paper, we concentrate our ideas on
the basic arbitration techniques with their features and found
some problems with their roles in improving the performance of
the routers and finally extending our range to a novel notion of
overcoming extensive problems of starvation, HOL, congestion,
etc. in a novel and feasible manners with a combination of the
existing arbitration techniques in a more compact and sequential
form.
Performance Analysis of Mesh-based NoC’s on Routing Algorithms IJECEIAES
The advent of System-on-Chip (SoCs), has brought about a need to increase the scale of multi-core chip networks. Bus Based communications have proved to be limited in terms of performance and ease of scalability, the solution to both bus – based and Point-to-Point (P2P) communication systems is to use a communication infrastructure called Network-on-Chip (NoC). Performance of NoC depends on various factors such as network topology, routing strategy and switching technique and traffic patterns. In this paper, we have taken the initiative to compile together a comparative analysis of different Network on Chip infrastructures based on the classification of routing algorithm, switching technique, and traffic patterns. The goal is to show how varied combinations of the three factors perform differently based on the size of the mesh network, using NOXIM, an open source SystemC Simulator of mesh-based NoC. The analysis has shown tenable evidence highlighting the novelty of XY routing algorithm.
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGAIJERA Editor
In this Paper we proposed a new network on chip that handles accurate localization of the faulty parts of NoC. The proposed NoC is based on new error detection mechanism and modified xy routing algorithm. Error detection mechanism suitable for dynamic NoCs, where the number and position of the processor elements or faulty blocks vary during run time. This paper also presents a modified xy routing algorithm combined with a scheduler to be used on NoCs.This proposed method is fast way to transferring data via specific path between two nodes in the network and the scheduler further helps to avoid collision. More latency and fewer throughputs are obtained with contentation in network. As mesh size increases latency and throughputs increases accordingly. The proposed design implemented in SPARTAN III FPGA by using Xilinx ISE13.4and simulated in Questa sim 10.0b.
Performance Evaluation of a Layered WSN Using AODV and MCF Protocols in NS-2csandit
In layered networks, reliability is a major concern
as link failures at lower layer will have a
great impact on network reliability. Failure at a l
ower layer may lead to multiple failures at the
upper layers which deteriorate the network performa
nce. In this paper, the scenario of such a
layered wireless sensor network is considered for A
d hoc On-Demand Distance Vector (AODV)
and Multi Commodity Flow (MCF) routing protocols. M
CF is
developed using
polynomial time
approximation algorithms for the failure polynomial
. Both protocols are compared in terms of
different network parameters such as throughput, pa
cket loss and end to end delay. It was
shown that the network reliability is better when M
CF protocol is used. It was also shown that
maximizing the min cut of the layered network maxim
izes reliability in the terms of successful
packet transmission of network. Thetwo routing prot
ocolsare implemented in the scenario of
discrete network event simulator NS-2.
IMPACT OF PARTIAL DEMAND INCREASE ON THE PERFORMANCE OF IP NETWORKS AND RE-OP...EM Legacy
12th GI/ITG CONFERENCE ON MEASURING, MODELLING AND EVALUATION OF COMPUTER AND COMMUNICATION SYSTEMS 3rd POLISH-GERMAN TELETRAFFIC SYMPOSIUM
PGTS 2004
Eueung Mulyana, Ulrich Killat
Performance analysis of congestion-aware Q-routing algorithm for network on chipIAESIJAI
A network on chip’s performance is greatly impacted by network congestion due to the substantial increase in latency and energy utilized. Designing routing strategies that keep the network informed of the status of traffic is made easier by machine learning techniques. In this work, a reinforcement-based congestion-aware Q-routing (CAQR) technique has been presented. The proposed algorithm performed better in comparison to the conventional XY routing method tested against the SPEC CPU2006 benchmark suite in the gem5 NoC simulator tool. The suite used has 4 benchmarks, namely, namd, lbm, leslie3d and bzip2 which can be used for the cores in the network in any combination. The tests were run with 16 cores on a 4×4 network with the maximum instruction count supported by the system (here 5,000). The proposed Q-routing algorithm showed an average of 19% reduction for benchmark simulation as compared to the Dimension-ordered (X-Y) routing for readings of average packet latency which is a crucial factor in determining a network’s efficiency. The analysis also shows an average reduction of 24%, 10%, 23% and 47% in terms of average packet network latency, average flit latency, average flit network latency and average energy consumption across various benchmarks.
Mitigating Link Failures & Implementing Security Mechanism in Multipath Flows...Eswar Publications
The transmission of a traffic flows with a certain bandwidth demand over a single network path is either not possible or not cost-effective. In these cases, it is veritably periodic usable to improve focus the network's bandwidth appliance by breaking the traffic flow upon multiple qualified paths. Using multiple paths for the equivalent traffic flow increases the certainty of the network, it absorbs deluxe forwarding resources from the
network nodes and also it overcomes link failure provide security. In this paper, we illustrate several problems related to splitting a traffic flow over multiple paths while minimizing the absorption of forwarding resources mitigates failures and implementing security.
To Get any Project for CSE, IT ECE, EEE Contact Me @ 09666155510, 09849539085 or mail us - ieeefinalsemprojects@gmail.com-Visit Our Website: www.finalyearprojects.org
To Get any Project for CSE, IT ECE, EEE Contact Me @ 09666155510, 09849539085 or mail us - ieeefinalsemprojects@gmail.com-Visit Our Website: www.finalyearprojects.org
To Get any Project for CSE, IT ECE, EEE Contact Me @ 09666155510, 09849539085 or mail us - ieeefinalsemprojects@gmail.com-Visit Our Website: www.finalyearprojects.org
Improved routing scheme with ACO in WSN in comparison to DSDVijsrd.com
Routing is the process of selecting best paths in a network in terms of energy and distance. In adhoc it is critical to collect the information in an efficient manner as it has limitations in terms of centralized congestion. In such case to perform the effective communication there is the requirement of some such routing approach that can provide the routing with optimized path. In this work, ACO based routing approach is defined to generate the optimized path in comparison to DSDV over the network. The presented approach is implemented in matlab environment and obtained results shows the effective results in terms of optimized path.
Effective Router Assisted Congestion Control for SDN IJECEIAES
Router Assisted Congestion Control (RACC) was designed to improve endto-end congestion control performance by using prior knowledge on network condition. However, the traditional Internet does not provide such information, which makes this approach is not feasible to deliver. Our paper addresses this network information deficiency issue by proposing a new congestion control method that works on the Software Defined Network (SDN) framework. We call this proposed method as PACEC (Path Associativity Centralized Congestion Control). In SDN, global view of the network information contains the network topology including link properties (i.e., type, capacity, power consumption, etc.). PACEC uses this information to determine the feedback signal, in order for the source to start sending data at a high rate and to quickly reach fair-share rate. The simulation shows that the efficiency and fairness of PACEC are better than Transmission Control Protocol (TCP) and Rate Control Protocol (RCP).
JPJ1433 Cost-Effective Resource Allocation of Overlay Routing Relay Nodeschennaijp
We are good IEEE java projects development center in Chennai and Pondicherry. We guided advanced java technologies projects of cloud computing, data mining, Secure Computing, Networking, Parallel & Distributed Systems, Mobile Computing and Service Computing (Web Service).
For More Details:
http://jpinfotech.org/final-year-ieee-projects/2014-ieee-projects/java-projects/
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Similar to Improved data efficiency of programmable arbiter based on chip permutation network for mpsoc-19148 (20)
Producing a defect-free casting for a critical application is a challenging job mainly due to two factors.
Primarily due to trial and error approach towards the design of riser, runner, gates, sprue, mold cavity, core and
chapstics. The other factor is not being able to maintain a good quality of the melt. Defects are the results of a merger of
several causes. In this study, the authors have chosen to use a FEM based commercial software to design riser and
employ chills to eliminate or minimize the shrinkage defects. The use of chills promoted directional solidification such
that the shrinkage cavities moved along the solidification front and away from casting into the riser. Study is made on
use of blind riser, open riser and their influence on shrinkage porosity
Eco Friendly Extraction and Physico-Chemical Characteristics of Cissus Quadra...EditorIJAERD
Cissus quadrangualaris plant yield fibers and all the parts of this plant can be utilized in many applications. In
recent days, textile industries are widely using plant fibers for numerous applications acquired from lots of resources. The
advantage of natural fibers is their continuous supply, easy and safe handling, and biodegradable nature. The usage of
enzymes in the textile industry consents the development of eco-friendly technologies in fiber processing and tactics to
improve the final product quality. In the present work, natural cellulosic fibers were extracted from Cissus quadrangualaris
plant using an eco-friendly method (amylase enzyme). The physico-chemical, thermal and mechanical properties of Cissus
quadrangualaris fibers were reported in this paper. Further, the properties of CQSF ensured that it can play an imperative
role in the textile manufacturing industries
The sarcasm detection with the method of logistic regressionEditorIJAERD
The prediction analysis is approach which may predict future possibilities. This research work is based on the
sarcasm detection from the text data. In the previous time SVM classification is applied for the sarcasm detection. The SVM
classifier classifies data based on the hyper plane which give low accuracy. To improve accuracy for sarcasm detection
logistic regression is applied during this work. The existing and proposed techniques are implemented in python and results
are analysed in terms of accuracy, execution time. The proposed approach has high accuracy and low execution time as
compared to SVM classifier for sarcasm detection.
Experimental study on the use of locally produced ester base fluids at the dr...EditorIJAERD
Drilling fluids play an important role in the successful drilling applications of oil and gas wells. This role of
drilling fluid in oil exploration and exploitation activities is similar to the blood circulation in the human body according to
the some researches. The most commonly used drilling fluids are water based fluids in the drilling applications. In this study,
to investigate the performance of the ester-based drilling fluid in application of shale occurrence drilling was aimed. This
study therefore was undertaken to evaluate the effect of different concentrations of shale occurrence on the rheological
properties of ester-based drilling fluid. The fluids used in this study were XB1000 refined from waste cooking oil as esterbased fluid and diesel oil refined from petroleum as oil-based fluid. Within this scope, experimental studies were conducted
to obtain some properties such as plastic viscosity, yield point, and gel strength. The results showed that plastic viscosity
increased as solid percentage increased in both samples and insignificant shale swelling between the two oil mud fluids
shows same tolerance level. Thus, the synthetic-based drilling fluids can be used as a suitable alternative to the oil-based
drilling fluids to curb environmental pollution.
Runoff modelling using hec hms for rural watershedEditorIJAERD
Due to climate change it is very essential to do hydrological modelling. Reliable models are essential for planning,
developmental works, prediction and safety of the population. Hydrological models are used to determine catchment
discharge/flow through an efficient way. HEC-HM (Hydrological engineering centre Hydrological modelling system) is
one of hydrological modelling tool developed by United States army corps of engineer (USACE) for event as well as for
continuous simulations. Models, especially continuous simulations are useful for future predictions of stream flow due to
land-use changes or extreme events phenomenon. In this study continuous hydrologic modellingwas carried out using
HEC HMS modelling tool.
Deficit and Constant Loss methods with Clark transform methods were selected. The calibrated model (period
1986-1988) was validated with data set of the period of 2009-2013. Study concluded that the model recommended and
can be used for stated River as decision support tool in the design and operation.
The several assets for high-speed data transmission over wireless uses the Orthogonal Frequency Division
Multiplexing (OFDM) as it is a multicarrier transmission scheme. A large number of narrow bandwidth carriers is
therefore adopted by the OFDM. Individually for an OFDM, each subcarrier is attenuated under the frequency-selective
and fast fading channel, therefore the resulting gain is high attenuation which leads to poor performance of all OFDM
subcarriers if the same fixed transmission scheme are used. Thus the main goal of the indicated paper is to grab an
understanding of the inequality between fixed & adaptive modulations schemes as the introduction of the adaptive
modulation. The need for the above system is to make use of the speaker's voice to check their character and control
approach to administrations, for example, voice dialing data administrations, voice send, and security control for secret
data. The performance of paperwork basically states that implementation of adaptive modulation is done into blocks of
adjacent subcarriers which is the result of dividing whole subcarriers. Therefore the equivalent modulation scheme which
is the calculation of average instantaneous signal to noise (SNR) is exercised to entire subcarriers of the equal block. The
OFDM system average bit error rate (BER) performance is observed here under fixed modulation and adaptive
modulation, and these modulation techniques are recorded by accepting the different inverse fast Fourier transforms
(IFFT) size and uncomplicated adaptive Quadrature amplitude modulation (QAM) strategy. The simulation in MATLAB
shows the results as the performance of fixed modulation is inferior to that of the BER performance of OFDM system
using adaptive modulation. The prospective adaptive modulation and coding Technique uses OFDM to manage the fixed
BER under changing the channel.
Soil health analysis for crop suggestions using machine learningEditorIJAERD
Indian economy is depending on agriculture. Agriculture is the main source of income for most of the
population. So farmers are always curious about yield prediction. Many factors are responsible like soil, weather, rain,
fertilizers and pesticides to increase yield production. Agriculture being a soil-based industry, an increase in yield can
only be attained by ensuring that the soil provides a balanced and an adequate supply of nutrients. Soil testing is pivotal
in understanding the deficiencies in soil and avoiding nutrient imbalance. This survey and study focuses on the different
soil types, crop types and soil test reports. Soils are complex mixtures of air, water, minerals, organic matter, and
countless organisms that are the decaying remains of once-living things. We can say soil is an important ingredient of
agriculture. There are several types of soils and each type of soil can have different kinds of features and different kinds
of crops grow on different types of soils. We must know which type of crop is go better in our soil. We can apply machine
learning techniques to classify soil and to predict the crop suitable.
Ik analysis for the hip simulator using the open sim simulatorEditorIJAERD
The model of the project to create a detailed assembly of muscles spotting the hip joint. Additional muscles
and combinations were added to the baseline lower extremity assemblies currently available in OpenSim. The geometry
of the muscles was adjusted to pair moment arms reported here. The slack moment and the isometric were added to the
arithmetic value of the tanquntial assembly of joints
Anomaly detection is usually associate degree identification of associate degree odd or abnormal
information typically even known as as an outlier from a offer pattern of information. It involves machine learning
technique to be told the info and verify the outliers supported a likelihood condition. Machine learning, a branch
of AI plays a significant role in analyzing the info and identifies the outliers with a decent likelihood. The target of this
paper is to work out the outlier supported anomaly detection techniques and describe the quality standards of the actual
trade. We have a tendency to describe associate degree approach to analyzing anomalies in trade information
supported the identification of cluster outliers.
Experimental investigation of the effect of cold joint on strength and stiffn...EditorIJAERD
in this paper the effect of cold joint has been discussed for two RC Beam-Column Connections. Specimen 1
was poured monolithically whereas, construction joint in specimen 2 at bottom and top column was provided according
to section 3.2.2.2, ACI 224.3R-95. Both specimens were tested through quasi static cyclic loading under displacement
controlled condition, and the effect of cold joint was investigated. It was concluded that due to construction joint in
connections the maximum load carrying capacity decreases up to 39%. In addition, the strength degradation was more in
specimen having construction joint in column. Similarly the stiffness degradation decreases up to 50% due construction
joint. It was also observed that specimen having construction joint shows overall strength lost at 1.5% while specimen
having no construction joint was maintain their strength up to 3% drift.
Investigating willingness to pay for congestion pricing in peshawar universit...EditorIJAERD
Congested road is a perfect example of tragedy of the commons as there is no restriction for drivers not to
exploit it. Car users are independent in their traveling decisions but their decisions have negative consequences for
others for which they do not pay rather the non-users pay for them in the form of hard cash, inconvenience and lack of
safety. This unwanted but widely practiced phenomena has over-shadowed the livable environment even in universities
all across Pakistan particularly in Peshawar university campus (case study) where the environment is exacerbated by
minimum personalized vehicle holders for the maximum non-car commuters resulting from the free vehicular entrance
and biased provision of infrastructure. This leads to huge social divide, inequality and gender disparity. In addition to
finding appropriate rent for provision of new equitable, environment and gender friendly modes of transport like rental
bikes and golf carts, Willingness to pay for congestion pricing as proposed solution is investigated through online webbased questionnaire survey from 580 respondents and statistical analysis is used for selecting most feasible mode(s) of
alternate in-campus transportation. Results showed that 67.6% respondents were WTP for congestion charging and
55.3% selected golf carts as their preferred mode in campus followed by rental bike with 27.6%. Appropriate rent chosen
for golf cart was PKR 20 and less than PKR 20 for rental bikes by more than half of the respondents. Congestion pricing
was perceived as effective solution and proposed modes were opted as the preferred modes for traveling in campus.
Capacity evaluation of masonry infill strengthened with wire containment meshEditorIJAERD
Masonry bricks construction is vulnerable to seismic forces and has been used around the world. This
research is carried out on infill masonry wall constructed from half scaled bricks to stabilize the ductility and
deformation of infill wall to reduce the cost and casualties. Three panel are designed for the direct in-plane loading and
out-of-plane loading, with retrofitting technique using steel wire mesh and last panel is without steel wire mesh for
simple prism test is perform on these three panel. The result shows the panel is constructed with retrofitting technique of
in-plane and out-of-plane are more durable and stabilized as to simple masonry bricks wall construction
Design intervention to reduce muscular strength for using stone polishing mac...EditorIJAERD
Stone polishing work is an integral part of the construction sector. Hand-held polishing machine often results
in excessive hand-arm vibration (HAV) and manual effort. To overcome these problems, a new design was
conceptualised, developed, and validated. This study aims to evaluate the effect of a new handle on the transmissibility of
HAV and muscle activities during polishing activity. 13 experienced participants involved in polishing activities were
selected in this interventional field experiment. Tool handles (existing and modified) were taken as the independent
variables, while electromyography and HAV values were considered as dependent variables. The vibration level was
measured at the handle and wrist for both existing and modified stone polishing machine. The result showed that the
muscle strength for operating the modified stone polishing machine was less than the existing stone polishing machine
Screening and evaluation of medicinal properties of grape fruit varieties in ...EditorIJAERD
Theni districts could be considered one of the highest grapes producing area also export best quality of
Paneer dhrakshai Indian table grapes in Tamil Nadu. The research work focused to identify the nutritive compounds in
the grapes (Vitis vinifera) species which are a wonderful fruit having pulp content, vibrant color and exert an immense
health benefits. Grape fruits were found to be rich source of Anthocyanin content and vitamin C also macromolecules
contents such as carbohydrate contents of 29mg, Protein 18.7mg and fat content 3.7mg /100 g of f. wt. Micronutrients
were estimated by AAS which showed that calcium content was 3.1mg/g.f.wt, iron content 2.7 mg/g.f.wt, potassium 2.6
mg/g.f.wt found to be more than other minerals in fresh extracts of grape fruits. The comparative results of revealed
considerable amount of phytoconstituents in grape fruits in which anthocyanins alone has been taken to evaluate
therapeutic effects on breast cancer cell MCF-7 cell viability test was carried out to determine cell proliferation. The
results revealed presence of anthocyanins in high quantity in the process of purification through various biochemical
methods that could ultimately be used for preventing cancerous cell proliferation which reduces the development of
cancer diseases. On comparison Grapes (Vitis vinifera) may serve as functional food with vital pharmaceutical and
biological value.
Modification of airflow around a FSAE Race car using sidepods to increase the...EditorIJAERD
Aerodynamics pertaining to vehicles focuses on improving the drive-ability of the vehicle while also reducing
losses due to air drag. This paper focuses on maximizing the cornering performance of the formula student race car with
slight modifications to the airflow around the vehicle and meagre addition of weight. The undertray produces downloads
by altering the velocity of air flowing underneath it. The sidepods act to reduce flow velocity above the undertray, thus
increasing the pressure above it. This leads to an increased pressure difference over the surface of the undertray which
translates to increase in downforce. The car is able to have a 10% decrease in lap times on a 500m racetrack.
Gear shifting mechanism was designed & applied to make the shifting process faster and less destructible for
the driver. The new device must be reliable with small dimensions and maintenance cost. Main aim of this project is to
improve gear shifting process quickly by using devices such as a manual four speed gear box, single pneumatic double
acting cylinders, single pneumatic two position five ways directional control valves, an electrical motor, a belt, two
pulleys, push button, compressor. According to gear shifting method, the driver can do select transmission gear ratio
without moving his/her hands from the steering wheel by putting the gear shifting push buttons on the steering wheel
An Assessment of Phase Change Materials for Domestic ApplicatonsEditorIJAERD
Thermal Energy storage has been the significant area of research over the last many decades. Various methods
and materials are developed for storing heat energy. Yet a main obstacle to modern methods is its lack of thermal mass.
Phase change materials are one of the optimized alternate to various energy storing methods and materials. They have
high energy storage capacity. In any case, despite the fact that the data is quantitatively tremendous, it is moreover
spread generally in the writing, and hard to discover. This report contrasts on the properties of phase change materials
and also reveals their significant applications. Furthermore, the discussion includes main benefits and drawbacks of
phase change materials over the different renewable energy sources. It also carries various types of PCMs and
performance analysis of PCMs for selecting the best required PCM for the purpose of heating and cooling of building.
The main objective of our project is to provide an optimum solution PMT. To stop Pass duplication fraud
and save govern- ment money. It helps to avoid unnecessary traditional pass process and convert the process into the
digital pass system. It will Organize and create a Central Data system using Aadhar card and increase security in the
Pass System. It will also help to avoid the line System and the student won't need to Login again and again into the
system.
It will be completely on-time registration process then data will store into the system. Student just need to scan Aadhar
card QR Code and put pass Date details next time of visit. This system was intended to develop an application for PMT
to perform function- tonalities like accessing the basic information of a student from educational institutions for
authentication and provide Bus pass
Remediation of heavy metals lead, cobalt and copper from industrail wastewate...EditorIJAERD
To fulfil human beings requirement number of industries increases day by day which play important role in
development of country but also causes environment pollution. Effluent of many industries contain heavy metals and
other contaminants. Industrial effluent usually used for agriculture purposes without treatment. Plants take these heavy
metals from industrial water and accumulate it in roots and Arial parts which become the part of animal and human
body through food chain causes various diseases. In this research work plants were grown using wastewater of industrial
effluents. Three sample of wastewater were made of various concentration level of lead, copper and cobalt. Typha
latifoliate was grown in controlled environment. Three sample of wastewater were used. Soil used in pots was of known
concentration of heavy metals. Using x-ray fluorescence spectrometry was used to find concentration of contaminants in
soil before and after plantation and atomic absorption spectrometry was used to find concentration of heavy metals in
industrial effluent. Wastewater of various concentration level was obtained by adding domestic water having no heavy
metals. Extraction percentage performed by plants in various lawn was found by analysis of soil before and after the
maturity of plants. soil which was irrigated by fully contaminated wastewater was remediated by 10%. Soil in which
plants were irrigated by diluted wastewater was remediated by 15 and 21% respectively for copper and cobalt. Plants
matured in seventy-five days in winter season.
Heart attack and alcohol detection sensor using internet of thingsEditorIJAERD
—In this system we tend to implement a heart-beat observation and heart failure detection system victimization
using the Internet of things. Recently we have got enlarged range of heart diseases as well as enlarged risk of heart
attacks. The detector is then interfaced to a microcontroller that enables checking pulse rate readings and transmittal
them over web. The user might set the high likewise as low levels of heart beat limit. Once setting these limits, the system
starts observation as shortly as patient heart beat goes on top of an explicit limit, the system sends response to the
controller that then transmits this over the net and alerts the doctors likewise as involved. This technique is employed to
watch heartbeat rate of the motive force perpetually and prevents from the accidents by dominant through IOT. IOT
conveys the emergency message to the Owner, auto and therefore the Police. Arduino processor ATmega328 is ready to
handle a lot of functions than standard microcontrollers. This technique is intended for the protection of individuals
sitting within the vehicle.
Literature Review Basics and Understanding Reference Management.pptxDr Ramhari Poudyal
Three-day training on academic research focuses on analytical tools at United Technical College, supported by the University Grant Commission, Nepal. 24-26 May 2024
6th International Conference on Machine Learning & Applications (CMLA 2024)ClaraZara1
6th International Conference on Machine Learning & Applications (CMLA 2024) will provide an excellent international forum for sharing knowledge and results in theory, methodology and applications of on Machine Learning & Applications.
Water billing management system project report.pdfKamal Acharya
Our project entitled “Water Billing Management System” aims is to generate Water bill with all the charges and penalty. Manual system that is employed is extremely laborious and quite inadequate. It only makes the process more difficult and hard.
The aim of our project is to develop a system that is meant to partially computerize the work performed in the Water Board like generating monthly Water bill, record of consuming unit of water, store record of the customer and previous unpaid record.
We used HTML/PHP as front end and MYSQL as back end for developing our project. HTML is primarily a visual design environment. We can create a android application by designing the form and that make up the user interface. Adding android application code to the form and the objects such as buttons and text boxes on them and adding any required support code in additional modular.
MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software. It is a stable ,reliable and the powerful solution with the advanced features and advantages which are as follows: Data Security.MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software.
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
Improved data efficiency of programmable arbiter based on chip permutation network for mpsoc-19148
1. International Journal of Advance Engineering and Research
Development
Volume 2,Issue 9, September -2015
@IJAERD-2015, All rights Reserved 20
Scientific Journal of Impact Factor(SJIF): 3.134
e-ISSN(O): 2348-4470
p-ISSN(P): 2348-6406
Improved Data Efficiency of Programmable Arbiter Based On-Chip Permutation
Network for MPSOC
P.LAKSHMI KANTH1
, L.S.DEVARAJ2
1
Pg Scholar, Vlsi System Design , Intellectual Institute Of Technology, Ap, India.
2
Assistant Professor, Intellectual Institute Of Technology, Ap, India.
Abstract---This paper presents the design of a novel OCP network to support guaranteed traffic permutation in
multiprocessor SOC applications. The proposed network employs a pipelined circuit-switching approach combined with a
dynamic path-setup scheme under a multistage network topology. The dynamic path-setup scheme enables runtime path
arrangement for arbitrary traffic permutations. The existing system having only fixed priority logic scheme for dynamic path
set up .In this paper we proposed a new PAB based priority logic to rectify the drawbacks in previous arbiter system in
proposed OCP network. The PAB contains F-Priority, RR-Priority, D-Priority logics. This circuit-switching approach offers
a guarantee of permuted data and its compact overhead enables the benefit of stacking multiple net-works. The proposed on
chip network improves the efficiency. Finally implemented the design using Xilinx ISE 12.1 software on FPGA Spartan 3E
family kit, NEXYS 2 board and showed the synthesis result and power result. The Proposed system OCP network with PAB
improves the power, delay and improves the data efficiency.
Keywords: SOC, PAB, OCP, FPGA, Circuit Switching, Dynamic Path Setup, F-Priority, RR-Priority, D-Priority.
I. INTRODUCTION
For applications of parallel processing, scientific computing, and so on ,In a present trend of multiprocessor system
on chip (MPSoC) design are interconnected with on-chip networks is currently emerged[1-6].Permutation traffic, a traffic
pattern in which each input sends traffic to exactly one output and each output receives traffic from exactly one input, is one
of the important traffic classes exhibited from on-chip multi-processing applications[7-8]. Standard permutations of traffic
occur in general-purpose MPSoCs, for example, polynomial, sorting, and fast Fourier transform (FFT) computations cause
shuffled permutation, whereas matrix transposes or corner-turn operations exhibit trans- pose permutation[6]. Recently,
application specific MPSoCs targeting flexible Turbo/LDPC decoding had developed, and they exhibit arbitrary and
concurrent traffic permutations due to multi-mode and multi-standard feature[3-5]. In addition to that many of the MPSoC
applications (e.g., Turbo/LDPC decoding [3-5]) compute in real-time, therefore, guaranteeing throughput is critical for such
permutation traffics. Most on-chip networks in practice are general-purpose and use routing algorithms such as minimal
adaptive routing and dimension-ordered routing . To support permutation traffic patterns, on-chip permutation networks
using application-aware routings are needed to achieve better performance compared to the general-purpose networks[8].
These application-aware routings are configured before running the applications and can be implemented as source routing or
distributed routing. But such application-aware routings cannot handle the dynamic changes of a permutation pattern
efficiently, which is described in many of the application phases[8].
The difficulty hold in the design effort to compute the routing to the permutation changes in runtime, as well as to
guarantee [9] the permutated traffics for efficient support. This will become a great challenge when these permutation
networks needed to implemented under very limited on-chip power and area relatedly reduce level. Reviewing on-chip
permutation networks (supporting either full or partial permutation) with regard to their implementation shows that most the
networks employ a packet-switching mechanism to deal with the conflict of permuted data [3-6]. In this paper we present a
new hardware architecture figure 1 which is based on to improve the permutation traffic efficiency .In arbiter system we use
the programmable arbiter priority (PAB) logics to produce the data under prority if at each switch no.of inputs came at a
time. Actually in existing system only use the fixed priority arbiter for prority based data transfering. In this paper the n ew
proposed arbiter is with programmable logics. It provides three prority logics according to requirement priority that three
priority logics are F-priority (Fixed Priority), Round Robin prority (RR-priority),Dynamic Prority(D-prority).In D-prority is
mixing operation of both F-prority and RR-prority to speed up the parallel operation.
2. International Journal of Advance Engineering and Research Development (IJAERD)
Volume 2,Issue 9, September -2015, e-ISSN: 2348 - 4470 , print-ISSN:2348-6406
@IJAERD-2015, All rights Reserved 21
So the below sections illustrates the operation of proposed architectures and switching activities well in manner.
Section II describes the top of architecture and interconnections for circuit switching activity .Section III describes about the
dynamic path set up scheme for programmable data transfer according to switching operations. Here itself describes about the
PAB (Programmable arbiter) as well. Section IV illustrates the Implementation and results .Section V illustrates the
conclusion of project paper.
II. PROPOSED ON CHIP NETWORK
As per explanation motivated in section I is the key idea to design the proposed on chip network based on a
pipelined circuit switching approach with dynamic path-setup scheme supporting runtime path arrangement. In this section II
it discuss the about path set up scheme and network topology well to understand for design OCP(on chip permutation)
network. And later design of switching nodes presented well to understand.
A. On-Chip Network Topology
A family of multistage networks is clos network, it is applied to build scalable commercial multiprocessors with
number (thousands) of nodes in macro systems [7-11]. A three-stage typical Clos network is defined a C (m,n,p) where the m
number of inputs represents in each of first-stage switches and n is the number of second-stage switches. In order to support a
parallelism degree of 16 inputs as in most practical MPSoCs [3-5], for the designed network C(4,4,4) we proposed to use as a
topology (see Fig. 1).This network has a property of rearrangeable [11] that all possible permutations can realize between it s
input and outputs. The choice of the three-stage Close network with a modest number of middle-stage switches is to
minimize implementation cost, whereas it still enables a property rearrangable for the network.
Fig1. Proposed OCP network of Corcuit switvhing mechanism Architecture.
3. International Journal of Advance Engineering and Research Development (IJAERD)
Volume 2,Issue 9, September -2015, e-ISSN: 2348 - 4470 , print-ISSN:2348-6406
@IJAERD-2015, All rights Reserved 22
Fig2. The Mechanism Interface Path Diagram Of Port to Port
Fig3. Common switch architecture. Table1. Switch Activity
Pipelined circuit-switching scheme is designed and introduced for use with the proposed OCP network. This scheme
has three phases: the setup, transfer, and release [2] and [9]. A dynamic path-setup scheme which supporting the runtime path
arrangement occurs in the phase setup. To support this circuit-switching scheme, a switch-by-switch interconnection and with
its handshake signals are proposed, as shown in of the handshake includes a 1-bit Request (Req) and a 2-bit Answer
(Ans).Req=1 is used when a switch requests an idle link leading to the corresponding downstream switch in the phase setup.
Req=1 is also kept data transfer along with during the set up path. Req=0 denotes that the switch releases the link which have
to be occupied. This code is also used in for both the setup and the release phases. Ans=01(ack) means that the destination is
ready to receive data from the source. When Ans=01 the propagates back to the source, it denotes that the path is set up, then
a data transfer can started immediately. An Ans=11 is reserved for end-to-end flow control when the receiving circuit is not
at ready to receive the data due to it is being busy with other tasks, or overflow at the receiving buffer, etc. An Ans=10
(Back) means that the link is blocked. This Back code is used for a back pressure flow control of the dynamic path -setup
scheme, which is discussed in the following subsection.
B. Dynamic Path Setup Scheme to Support Path Arrangement
A dynamic path set up scheme is the important point for the proposed design which to support for runtime path
arrangement when the permutation is changed .In this, each and every path setup , starts from an input and find a path for
leading to its corresponding output, with support based on dynamic probing mechanism. The probing concept is introduced in
works in [2], [9], which a probe (or setup flit) is dynamically sent under a routing algorithm in order to establish a path
towards the destination. A question is that can the proposed EPB-based path setups used with the Clos realize all possible full
permutations between its A question is that can the proposed EPB-based path setups used with the Clos network C(m,n,p)
realize all possible full permutations between its inputs and outputs? As proofed in works [10] and [11], the three-stage Clos
network C(m,n,p) is rearrangeable if m greater than or equal to n. In the proposed network of C (m,n,p) m=4,n=4 ,p=4, so it is
rearrangeable. There always exists an available path from an idle input leading to an idle output. By the Exhaustive Property
of EPB as proofed in work [11],the EPB-based path setup completely searches all the possible paths within the set of path
diversity between an idle input and idle output. Directly applying the Exhaustive Property of the search into rearrangeable
C(4,4,4).
C. Switch Nodes Topology
Three kinds of switches are designed for the proposed on-chip net- work. These switches are all based on a common
switch architecture shown in Fig. 3, with the only difference being in the probe routing algorithms. This common architecture
4. International Journal of Advance Engineering and Research Development (IJAERD)
Volume 2,Issue 9, September -2015, e-ISSN: 2348 - 4470 , print-ISSN:2348-6406
@IJAERD-2015, All rights Reserved 23
has basic components: INPUT CONTROLs (ICs), OUTPUT CONTROLs (OCs), an ARBITER, and .The ARBITER has two
functions: first, cross-connecting the Ans_Outs and the ICs through the Grant bus, and second, as a referee for the requests
fromthe ICs. When an incoming probe arrives at an input, the corresponding IC observes the output status through the Status
bus, and requests the ARBITER to grant it access to the corresponding OC through the Request bus. When accepting this re-
quest, the ARBITER cross-connects the corresponding Ans_Out with the IC through the Grant bus with its first function.
With the second function, the ARBITER, based on a pre-defined priority rule, resolves contention when several ICs request
the same free output. After this resolution, only one IC is accepted, whereas the rest are answered as facing a blocked link
(i.e., similar to receiving an Ans = Back).The IC is implemented with finite-state machine (FSM). The probe routing
algorithmand the operation of the switches are controlled according to this FSM implementation in the ICs [9].
The three routing algorithms for the switches in the first, the second, and the third stages are detailed in Fig. 4. In the
first stage, the switch tries the free outputs in a non-repetitive manner (e.g., outputs 0123). This implementation avoids
repetitively searching the same path that may result in a live-lock. The second- and third-stage switches rely on the two most
significant bits D3, D2 and the two least signification bits D1,D0 of the destination address, respectively, to route the pro be.
As can be seen from Fig. 4, depending on the availability of the desired output or the feedback (i.e., the signal Ans) from the
downstream switch, the IC in a given switch will change its FSM state and reply to the upstream switches accordingly. The
OCs work as re-timing stages for the commands from ARBITER placed on the Control bus and control the CROSSBAR. The
CROSSBAR is a 4X4 full-connecting matrix designed with output multiplexers.
The ICs and the ARBITER are clocked ones with the rising and the falling edges of the clock, respectively. By this
implementation, probing is processed dynamically by the switch in basis one clock cycle This meets the target of designing
the circuit-switched switches for to support EPB-based path setup in C (4,4,4) network. To validate if the designed network
works as desired, a testbench is applied for to test the capability of realizing full permutation with six- teen path setups. To
avoid a path setup interfering with others during the search and incurring a rearrangement of existing paths, a delay is set
between the path setups launched one-by-one in a sequence in the test bench. This is to ensure that the previous path setup is
completed before a new one is launched.
D. Arbiter Priorities
In this proposed network at arbiter section we proposed the three prority logics Fixed priority (F-prority),RR-prority
(Round Robin Priority and D-prority (Dynamic Prority) logics which are programmable according to the prority requirement.
when ―00‖ the arbiter acts like F-prority and when ―01‖ it acts like RR-Prority and when ―11‖ it acts like D-prority. we
know when compared to fixed priority Round Robin is efficient one .So in this paper I proposed the programmable arbiter
with three priorities act .I generated output for the RR-prority in this paper.
III. IMPLEMENTATION, SIMULATION AND SYNTHESIS RESULT
This proposed architecture as shown in fig 1 is designed using verilog language and it is simulated in Modelsim
software for simulation result. The below which have showed fig 4, fig 5, fig 6 are the results of simulation .In paper we
given ―Req‖ enable pins at four addresses according to the above fig 2 switch activity with dynamic path set scheme the
switches arranged the path to transfer the data from source to destination. In fig 4 shows the Req pins enable at four addresses
and data given at that point and fig 5 result shows the switch activity enable pins like Ans_in, Ans_out and fig 6 shows the
destination address result at stage 2 fromsource.
5. International Journal of Advance Engineering and Research Development (IJAERD)
Volume 2,Issue 9, September -2015, e-ISSN: 2348 - 4470 , print-ISSN:2348-6406
@IJAERD-2015, All rights Reserved 24
Fig4. Simulation result part1 for Proposed OCP network.
Fig5. Simulation Result Part2 for Proposed OCP network.
The fig7 shows the NEXYS 2 FPGA kit of SPARTAN 3E family .On this kit implemented the above OCP
architeture. The output LED,s which are blinked is the output pins of stage 2 and the switches which are enabled acts like
Req’s ,when the second switch from left is enabled ,ie; the Req pin at port of SW0 is enbled and data is transferred from
source to destination depends the switching data path set up mechanism,here the output is came stage 2 switch 0 at that point
data is ―1010‖. And by Table II gives the synthesis report of architecture according to FPGA.In this FPGA we use device
X3cs1200E and package is FG320 and Device speed is -5.
Fig7. FPGA Implemented result of proposed OCP Network. Table II. Synthesis Report.
6. International Journal of Advance Engineering and Research Development (IJAERD)
Volume 2,Issue 9, September -2015, e-ISSN: 2348 - 4470 , print-ISSN:2348-6406
@IJAERD-2015, All rights Reserved 25
IV. CONCLUSION
This paper has presented an OCP network design supporting traffic permutations in MPSoC applications. By using a
circuit-switching approach combined with dynamic path-setup scheme under a Close network topology, the proposed design
offers arbitrary traffic permutation in runtime with compact implementation overhead. Design is implemented using Xilinx
ISE 12.1 on FPGA Board of Spartan 3E family , NEXYS 2 kit and obtained the synthesis result regarding delay and do
power analysis regarding power by that proved that efficiency is improved when compared to existing systems.
V. REFERENCES
[1] C. Neeb, M. J. Thul, and N. Wehn, ―Network-on-chip-centric approach tointer leaving in high throughput channel
decoders,‖inProc.IEEEInt. Symp. Circuits Syst. (ISCAS), 2005, pp. 1766–1769.
[2] H. Moussa, A. Baghdadi, and M. Jezequel, ―Binary de Bruijn on-chip network for a flexible multiprocessor LDPC
decoder,‖ in Proc. ACM/ IEEE Design Autom. Conf. (DAC), 2008, pp. 429–434.
[3] H. Moussa, O. Muller, A. Baghdadi, and M. Jezequel, ―Butterfly and Benes -based on-chip communication networks for
multiprocessor turbo decoding,‖ in Proc. Design, Autom. Test in Euro. (DATE), 2007, pp. 654–659.
[4] S. Borkar, ―Thousand core chips—A technology perspective,‖ in Proc. ACM/IEEE Design Autom. Conf. (DAC), 2007,
pp. 746–749.
[5] P.-H. Pham, P. Mau, and C. Kim, ―A 64-PE folded-torus intra-chip communication fabric for guaranteed throughput in
network-on-chip based applications,‖ in Proc. IEEE CustomIntegr. Circuits Conf. (CICC), 2009, pp. 645–648.
[6] decoding,‖ in Proc. Design, Autom. Test in Euro. (DATE), 2007, pp. 654–659.
[7] S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla,
C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, ―An 80-tile sub-100-w TeraFLOPS processor in 65-nm CMOS,‖ IEEE J.
Solid-State Circuits, vol. 43, no. 1, pp. 29–41, Jan. 2008.
[8] D. Ludovici, F. Gilabert, S. Medardoni, C. Gomez, M. E. Gomez, P. Lopez, G. N. Gaydadjiev, and D. Bertozzi,
―Assessing fat-tree topolo- gies for regular network-on-chip design under nanoscale technology constraints,‖ in Proc.
Design, Autom. Test Euro. Conf. Exhib. (DATE), 2009, pp. 562–565.
[9] Y. Yang and J. Wang, ―A fault-tolerant rearrangeable permutation net- work,‖ IEEE Trans. Comput., vol. 53, no. 4, pp.
414–426, Apr. 2004.
[10] Y. Yang and J. Wang, ―A fault-tolerant rearrangeable permutation net- work,‖ IEEE Trans. Comput., vol. 53, no. 4, pp.
414–426, Apr. 2004.
[11] P. T. Gaughan and S. Yalamanchili, ―A family of fault-tolerant routing protocols for direct multiprocessor networks,‖
IEEE Trans. Parallel Distrib. Syst., vol. 6, no. 5, pp. 482–497, May 1995.
ACKNOWLEDGMENT
FIRST AUTHOR: P.LAKSHMI KANTH received the Bachelors degree in Electronics and Communication Engineering in
the year 2013 and pursuing Masters degree in VLSI System design from Intellectual Institute Of Technology. Area of
interests includes Communication and VLSI Design.
SECOND AUTHOR: L.S.DEVARAJ received the Bachelors degree in Electronics and Communication Engineering and
Masters degree in VLSI. Currently working as Head of the Department for Electronics and Communication Engineering,
Intellectual institute of technology, Ananthapuramu .Having five years of teaching experience. Area of interest includes VLSI
design,vhdl and verilog .