Nowadays the requirements of energy optimized low power circuits in higher-end applications such as
communication, IoT, biomedical systems etc., there are several techniques used to implement energy optimization in low power
circuits but the static power dissipation need to improve such kind of circuits. The conventional topology has been
implemented in basic logical gates but the delay and power much higher in each individual cell. Now we proposed an
unbalanced pull-up and pull-down network in full adder circuit using symbols. These techniques were employed to reduce the
static power dissipation and switching delay in each individual cell. The design was implemented in Cadence virtuoso TMSC
180nm CMOS technology and it’s obtaining the total power dissipation 5.128nW.The pull-up and pull-down network used to
reduce the static power dissipation in full adder is used to improve the operating speed of each individual.
Efficient implementation of 2 bit magnitude comparator using ptIJARIIT
Nowadays the requirements of low power electronics play a vital role in various fields. In this paper we introducing
the novel comparator is one of the fundamental units in VLSI design and also it can be employed in various applications like
Digital Signal Processors (DSP) and Data Processing, Communication Systems, Medical Electronics etc., Comparator is
involved to the most basic arithmetic operation of compression between any two variables either it maybe an equal one or
unequal. In early days, the comparator techniques used to implement energy optimization in low power circuits but the static
power dissipation need to improve the comparator using logic styles. In this paper, the 2-bit comparator has been designed by
using pass transistor logic (PTL). PTL provide good performance by reducing transistor count as well as power because PTL
logic helps in reducing the transistor count compared to other logic operation. The design was implemented in Cadence
virtuoso TMSC 180nm CMOS technology and it’s obtaining the total power dissipation 1.394μw. PTL logic is used to reduce
both transistor count and power dissipation in magnitude comparator is used to improve the good quality performance of this circuit.
DESIGN OF A LOW POWER MULTIBAND CLOCK DISTRIBUTION CIRCUIT USING SINGLE PHASE...IJERA Editor
The clock distribution network consumes nearly 70% of the total power consumed by the integrated circuit since
this is the only signal which has the highest switching activity. Normally for a multiband clock domain network
we develop a multiple PLL to cater the need. This project aim for developing a low power true single phase
clock(TSPC) multiband network which will supply for the multi clock domain network. In this paper, a wide
band 2/3 prescaler is verified in the design of proposed wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. A dynamic logic multiband flexible integer-n divider based on pulse swallow topology is proposed
which uses a low power wide band 2/3 prescaler and a wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. Since the multimodulus 32/33/47/48 or 64/65/78/79 prescaler has a maximum operating frequency of
6.2GHz, the values of P and S counters can actually be programmed to divide over the whole range of
frequencies. However the P and S counter are programmed accordingly. The proposed multiband flexible
divider also uses an improved loadable bit cell for swallow counter and consumes a power of 0.96 and 2.2mW.
This project is highly useful and recommended for communication applications like Bluetooth, Zigbee, IEEE
802.15.4 and 802.11 a/b/g WLAN frequency synthesizers which are proposed based on pulse swallow topology.
This design is modelled using Verilog simulated tool „MODELSIM 6.4b‟ and implemented and synthesized
using „Xilinx ISE 10.1‟.
In our project, we propose a novel architecture which generates the test patterns with reduced switching activities. LP-TPG (Test pattern Generator) structure consists of modified low power linear feedback shift register (LP-LFSR), m-bit counter; gray counter, NOR-gate structure and XOR-array. The m-bit counter is initialized with Zeros and which generates 2m test patterns in sequence. The m-bit counter and gray code generator are controlled by common clock signal [CLK]. The output of m-bit counter is applied as input to gray code generator and NOR-gate structure. When all the bits of counter output are Zero, the NOR-gate output is one. Only when the NOR-gate output is one, the clock signal is applied to activate the LP-LFSR which generates the next seed. The seed generated from LP-LFSR is Exclusive–OR ed with the data generated from gray code generator. The patterns generated from the Exclusive–OR array are the final output patterns. The proposed architecture is simulated using Modelsim and synthesized using Xilinx ISE 13.2 and it will be implemented on XC3S500e Spartan 3E FPGA board for hardware implementation and testing. The Xilinx Chip scope tool will be used to test the FPGA inside results while the logic running on FPGA.
In this paper, several methods are developed to control the brushless DC (BLDC) motor speed. Since it is difficult to get a good showing by utilizing classical PID controller, the Dynamic Wavelet Neural Network (DWNN) is the proposed work in this paper, with parallel PID controller to obtain an novel controller named DWNN-PID controller. It collects the artificial neural ability of its networks for imparting from motor of BLDC with drive system and the ability of identification for the wavelet decomposition and control of the dynamic system furthermore to have ability for adapting and self-learning. The suggested controller method is utilizing to control the speed of BLDC motor of which supply a better showing than utilizing classical controllers with a wide range of control. The proposed controller parameters are matched continuously using Particle Swarm Optimization (PSO) algorithm. The simulation results based on proposed DWNN-PID controller demonstrate a superior in the stability and performance compared at utilizing classical WNN-PID and conventional PID controllers. The simulation results are accomplished using Matlab/Simulink. It shows that the proposed control scheme has a superior performance.
Vlsi Design of Low Transition Low Power Test Pattern Generator Using Fault Co...iosrjce
Now a day’s highly integrated multi layer board with IC’s is virtually impossible to be accessed
physically for testing. The major problem detected during testing a circuit includes test generation and gate to
I/O pin problems. In design of any circuit, consuming low power and less hardware utilization is an important
design parameter. Therefore reliable testing methods are introduced which reduces the cost of the hardware
required and also power consumed by the device. In this project a new fault coverage test pattern generator is
generated using a linear feedback shift register called FC-LFSR which can perform fault analysis and reduces
the total power of the circuit. In this test, it generates three intermediate patterns between the random patterns
which reduces the transitional activities of primary inputs so that the switching activities inside the circuit under
test will be reduced. The test patterns generated are applied to c17 benchmark circuit, whose results with fault
coverage of the circuit being tested. The simulation for this design is performed using Xilinx ISE software using
Verilog hardware description language
Efficient implementation of 2 bit magnitude comparator using ptIJARIIT
Nowadays the requirements of low power electronics play a vital role in various fields. In this paper we introducing
the novel comparator is one of the fundamental units in VLSI design and also it can be employed in various applications like
Digital Signal Processors (DSP) and Data Processing, Communication Systems, Medical Electronics etc., Comparator is
involved to the most basic arithmetic operation of compression between any two variables either it maybe an equal one or
unequal. In early days, the comparator techniques used to implement energy optimization in low power circuits but the static
power dissipation need to improve the comparator using logic styles. In this paper, the 2-bit comparator has been designed by
using pass transistor logic (PTL). PTL provide good performance by reducing transistor count as well as power because PTL
logic helps in reducing the transistor count compared to other logic operation. The design was implemented in Cadence
virtuoso TMSC 180nm CMOS technology and it’s obtaining the total power dissipation 1.394μw. PTL logic is used to reduce
both transistor count and power dissipation in magnitude comparator is used to improve the good quality performance of this circuit.
DESIGN OF A LOW POWER MULTIBAND CLOCK DISTRIBUTION CIRCUIT USING SINGLE PHASE...IJERA Editor
The clock distribution network consumes nearly 70% of the total power consumed by the integrated circuit since
this is the only signal which has the highest switching activity. Normally for a multiband clock domain network
we develop a multiple PLL to cater the need. This project aim for developing a low power true single phase
clock(TSPC) multiband network which will supply for the multi clock domain network. In this paper, a wide
band 2/3 prescaler is verified in the design of proposed wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. A dynamic logic multiband flexible integer-n divider based on pulse swallow topology is proposed
which uses a low power wide band 2/3 prescaler and a wide band multimodulus 32/33/47/48 or 64/65/78/79
prescaler. Since the multimodulus 32/33/47/48 or 64/65/78/79 prescaler has a maximum operating frequency of
6.2GHz, the values of P and S counters can actually be programmed to divide over the whole range of
frequencies. However the P and S counter are programmed accordingly. The proposed multiband flexible
divider also uses an improved loadable bit cell for swallow counter and consumes a power of 0.96 and 2.2mW.
This project is highly useful and recommended for communication applications like Bluetooth, Zigbee, IEEE
802.15.4 and 802.11 a/b/g WLAN frequency synthesizers which are proposed based on pulse swallow topology.
This design is modelled using Verilog simulated tool „MODELSIM 6.4b‟ and implemented and synthesized
using „Xilinx ISE 10.1‟.
In our project, we propose a novel architecture which generates the test patterns with reduced switching activities. LP-TPG (Test pattern Generator) structure consists of modified low power linear feedback shift register (LP-LFSR), m-bit counter; gray counter, NOR-gate structure and XOR-array. The m-bit counter is initialized with Zeros and which generates 2m test patterns in sequence. The m-bit counter and gray code generator are controlled by common clock signal [CLK]. The output of m-bit counter is applied as input to gray code generator and NOR-gate structure. When all the bits of counter output are Zero, the NOR-gate output is one. Only when the NOR-gate output is one, the clock signal is applied to activate the LP-LFSR which generates the next seed. The seed generated from LP-LFSR is Exclusive–OR ed with the data generated from gray code generator. The patterns generated from the Exclusive–OR array are the final output patterns. The proposed architecture is simulated using Modelsim and synthesized using Xilinx ISE 13.2 and it will be implemented on XC3S500e Spartan 3E FPGA board for hardware implementation and testing. The Xilinx Chip scope tool will be used to test the FPGA inside results while the logic running on FPGA.
In this paper, several methods are developed to control the brushless DC (BLDC) motor speed. Since it is difficult to get a good showing by utilizing classical PID controller, the Dynamic Wavelet Neural Network (DWNN) is the proposed work in this paper, with parallel PID controller to obtain an novel controller named DWNN-PID controller. It collects the artificial neural ability of its networks for imparting from motor of BLDC with drive system and the ability of identification for the wavelet decomposition and control of the dynamic system furthermore to have ability for adapting and self-learning. The suggested controller method is utilizing to control the speed of BLDC motor of which supply a better showing than utilizing classical controllers with a wide range of control. The proposed controller parameters are matched continuously using Particle Swarm Optimization (PSO) algorithm. The simulation results based on proposed DWNN-PID controller demonstrate a superior in the stability and performance compared at utilizing classical WNN-PID and conventional PID controllers. The simulation results are accomplished using Matlab/Simulink. It shows that the proposed control scheme has a superior performance.
Vlsi Design of Low Transition Low Power Test Pattern Generator Using Fault Co...iosrjce
Now a day’s highly integrated multi layer board with IC’s is virtually impossible to be accessed
physically for testing. The major problem detected during testing a circuit includes test generation and gate to
I/O pin problems. In design of any circuit, consuming low power and less hardware utilization is an important
design parameter. Therefore reliable testing methods are introduced which reduces the cost of the hardware
required and also power consumed by the device. In this project a new fault coverage test pattern generator is
generated using a linear feedback shift register called FC-LFSR which can perform fault analysis and reduces
the total power of the circuit. In this test, it generates three intermediate patterns between the random patterns
which reduces the transitional activities of primary inputs so that the switching activities inside the circuit under
test will be reduced. The test patterns generated are applied to c17 benchmark circuit, whose results with fault
coverage of the circuit being tested. The simulation for this design is performed using Xilinx ISE software using
Verilog hardware description language
MPC-EAR : Maximal Power Conserved And Energy Aware Routing in Ad hoc Networksijsrd.com
Power preservation in wireless ad hoc networks is a decisive factor as energy resources are inadequate at the electronic devices in use. Power-aware routing strategies are fundamentally route selection strategies built on accessible ad hoc routing protocols. This paper proposed a new Maximal Power Conserved And Energy Aware Routing (MPC-EAR ) topology for mobile ad hoc networks that enhances the network life span. Simulation results prove that the projected protocol has a higher performance other minimal energy usage, energy level aware and energy conserving routing protocols such as MTPR, MMECR and CMMECR.
Two parallel single phase rectifiers by using single phase to three phase ind...eSAT Journals
Abstract A single-phase to three-phase drive system composed of two parallel single-phase rectifiers, a three-phase inverter and an induction motor was proposed. The system combines two parallel rectifiers without the use of transformers. The system model and the control strategy, including the PWM technique, have been developed. The complete comparison between the proposed and standard configurations has been carried out in this paper. Compared to the conventional topology, the proposed system permits to reduce the rectifier switch currents, the THD of the grid current with same switching frequency or the switching frequency with same THD of the grid current and to increase the fault tolerance characteristics. In addition, the losses of the proposed system may be lower than that of the conventional counterpart. The initial investment of the proposed system (due to high number of semiconductor devices) cannot be considered a drawback, especially considering the scenario where the cited advantages justify such initial investment. The experimental results have shown that the system is controlled properly, even with transient and occurrence of fault
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Abstract In optical circuit switching the high values of blocking probability is resolved by dynamic wavelength routing algorithms with wavelength conversion. The aim of this paper is to study these algorithms. Then the algorithm is selected which gives good results with and without wavelength conversion. The selected algorithm is then checked for other parameters of networking namely throughput, packet delivery ratio, and delay. A comparative study is then carried out for increasing traffic. We try to prove that these algorithms satisfy the criteria of QoS parameters by this comparative study. The results of simulation show that the parameters follow the trend of blocking probability of the selected algorithm. Keywords: optical burst switching, throughput, packet delivery ratio, delay.
The maximization of a networks lifetime is an important part of research in the present scenario. In ad hoc network, the topology of network changes frequently due to the mobility of mobile nodes where the communication is possible without any network infrastructure. Mobile nodes have limited energy resources so that the energy efficient routing should be provided which increases the life time of the network. The existing routing mechanisms do not consider energy of nodes for data transmission. In this paper a novel approach is analyzed to improve the networks lifetime where the data transfer is based on the minimum hop count and residual energy of the mobile nodes. The analysis is carried out by using the network simulator and the simulation results shows that the proposed work provides an energy efficient routing in ad hoc networks.
A Survey of Existing Mechanisms in Energy-Aware Routing In MANETsEditor IJCATR
A mobile ad hoc network (MANET) is a distributed and Self-organized network. In MANET, network topology frequently changes because of high mobility nodes. Mobility of nodes and battery energy depletion are two major factors that cause loss of the discovered routes. battery power depletion causes the nodes to die and loss of the obtained paths and thus affects the network connectivity. Therefore, a routing protocol for energy efficiency should consider all the aspects to manage the energy consumption in the network. so introducing an energy aware routing protocol, is one of the most important issues in MANET. This paper reviews some energy aware routing protocols. The main purpose energy aware protocols are efficiently use of energy, reducing energy consumption and increasing the network lifetime.
Implementing Energy Efficient Strategies in the MANET on-demand routing Proto...IJEEE
Mobile Ad-hoc networks are self-configuring multi-hop wireless networks where, the structure of the network changes dynamically. Because of the nodes in the MANET are mobile and battery operated, energy optimization is one of the major constraints in the MANET. Failure of some nodes operation can greatly impede the performance of the network and even affect the basic availability of the network, i.e., routing. To improve the lifetime of these networks can be improving the energy levels of the individual nodes of the network. This paper presents an analysis of the effects of different design choices for this on- demand routing protocols DSR and AODV in wireless ad hoc networks. In this paper, the energy efficient strategies are implemented in the AODV and DSR protocols to improve the life time of the Mobile ad hoc network. The CBEER-NN is developed using the existing DSR protocol and the AO- EEDTR is developed using the existing AODV protocol. GloMoSIM simulator is used to simulate the proposed MANET environment. This paper also compares the existing DSR and AODV protocols with proposed CBEER- NN and AO-EEDTR protocols. From the simulated results, this paper concludes that the proposed CBEER-NN and AO- EEDTR protocols are improving the life time of the network by improving the average residual energy of the nodes over the existing DSR and AO-EEDTR protocols.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
Ad hoc networks are self-configuring networks and each node executes routing functionalities by itself;
they are powered by battery, which is prone to decrease with time. In this paper, a power aware routing
algorithm called Dynamic path switching is proposed which attempt to extend the lifetime of network in
MANET. It creates a new path based on the energy level of the nodes. Along with DPS the Transmission
power control technique is incorporated which varies the transmission power based on the distance. It
reduces power consumption further. The proposed techniques are incorporated in Zone Routing Protocol
(ZRP) and simulated by using NS-2 simulator to obtain the QOS parameters.
Energy Consumption Analysis of Ad hoc Routing Protocols for Different Energy ...IOSR Journals
Abstract : In Mobile Ad hoc Networks (MANETs), energy conservation is a critical issue as the nodes are powered by the batteries which have limited energy reservoir. Hence the power level of the nodes is a problematical factor that extensively affects the performance and efficiency of ad hoc routing protocols. The rapidly changing traffic pattern the mobility of the nodes and the lack of fixed infrastructure makes routing in a MANET a challenging issue. So one of the main issues in MANET routing protocols is the development of energy efficient and QoS aware routing protocols which requires the energy analysis of routing protocols so that some modifications can be suggested. This paper presents performance comparison of three categories of mobile ad hoc routing protocols i.e. proactive, reactive and hybrid. The performance analysis is based on different metrics of Physical Layer such as Power Consumed in Transmit Mode, Power Consumed in Receive and Idle Modes, and metrics of application layer like Average End to End Delay, Average Jitter, Throughput and Packet Delivery Ratio based on the simulation analysis. Simulation analysis is performed over well known network simulator QualNet 6.1. Keywords - MANET, AODV, DYMO, OLSR, PDR
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A SurveyIJERA Editor
There is an increasing demand for portable devices powered up by battery, this led the manufacturers of
semiconductor technology to scale down the feature size which results in reduction in threshold voltage and
enables the complex functionality on a single chip. By scaling down the feature size the dynamic power
dissipation has no effect but the static power dissipation has become equal or more than that of Dynamic power
dissipation. So in recent CMOS technologies static power dissipation i.e. power dissipation due to leakage
current has become a challenging area for VLSI chip designers. In order to prolong the battery life and maintain
reliability of circuit, leakage current reduction is the primary goal. A basic overview of techniques used for
reduction of sub-threshold leakages is discussed in this paper. Based on the surveyed techniques, one would be
able to choose required and apt leakage reduction technique.
Addition is a fundamental arithmetic operation that is broadly used in many VLSI systems, such as application-specific digital signal processing (DSP) architectures and microprocessors. This addition module is also the core of other arithmetic operations such as subtraction, multiplication, division and address generation. The prime objective of this project is to design a full-adder having low-power consumption and low propagation delay which may result in the efficient implementation of modern digital systems. This model is referred as “hybrid” because of the combination of two different design logic styles namely CMOS logic and pass transistor logic. Performance parameters such as power, delay and hence energy were compared with the existing designs such as complementary CMOS logic full adder. In the existing hybrid systems, over 28 transistors were used. While the optimized hybrid full adder circuit reduces this count to 8 transistors, it still obtains better energy efficiency. Further the proper working of proposed full adder is verified by applying it in a Ripple carry Adder circuit.
A comparative study of full adder using static cmos logic styleeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
MPC-EAR : Maximal Power Conserved And Energy Aware Routing in Ad hoc Networksijsrd.com
Power preservation in wireless ad hoc networks is a decisive factor as energy resources are inadequate at the electronic devices in use. Power-aware routing strategies are fundamentally route selection strategies built on accessible ad hoc routing protocols. This paper proposed a new Maximal Power Conserved And Energy Aware Routing (MPC-EAR ) topology for mobile ad hoc networks that enhances the network life span. Simulation results prove that the projected protocol has a higher performance other minimal energy usage, energy level aware and energy conserving routing protocols such as MTPR, MMECR and CMMECR.
Two parallel single phase rectifiers by using single phase to three phase ind...eSAT Journals
Abstract A single-phase to three-phase drive system composed of two parallel single-phase rectifiers, a three-phase inverter and an induction motor was proposed. The system combines two parallel rectifiers without the use of transformers. The system model and the control strategy, including the PWM technique, have been developed. The complete comparison between the proposed and standard configurations has been carried out in this paper. Compared to the conventional topology, the proposed system permits to reduce the rectifier switch currents, the THD of the grid current with same switching frequency or the switching frequency with same THD of the grid current and to increase the fault tolerance characteristics. In addition, the losses of the proposed system may be lower than that of the conventional counterpart. The initial investment of the proposed system (due to high number of semiconductor devices) cannot be considered a drawback, especially considering the scenario where the cited advantages justify such initial investment. The experimental results have shown that the system is controlled properly, even with transient and occurrence of fault
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Abstract In optical circuit switching the high values of blocking probability is resolved by dynamic wavelength routing algorithms with wavelength conversion. The aim of this paper is to study these algorithms. Then the algorithm is selected which gives good results with and without wavelength conversion. The selected algorithm is then checked for other parameters of networking namely throughput, packet delivery ratio, and delay. A comparative study is then carried out for increasing traffic. We try to prove that these algorithms satisfy the criteria of QoS parameters by this comparative study. The results of simulation show that the parameters follow the trend of blocking probability of the selected algorithm. Keywords: optical burst switching, throughput, packet delivery ratio, delay.
The maximization of a networks lifetime is an important part of research in the present scenario. In ad hoc network, the topology of network changes frequently due to the mobility of mobile nodes where the communication is possible without any network infrastructure. Mobile nodes have limited energy resources so that the energy efficient routing should be provided which increases the life time of the network. The existing routing mechanisms do not consider energy of nodes for data transmission. In this paper a novel approach is analyzed to improve the networks lifetime where the data transfer is based on the minimum hop count and residual energy of the mobile nodes. The analysis is carried out by using the network simulator and the simulation results shows that the proposed work provides an energy efficient routing in ad hoc networks.
A Survey of Existing Mechanisms in Energy-Aware Routing In MANETsEditor IJCATR
A mobile ad hoc network (MANET) is a distributed and Self-organized network. In MANET, network topology frequently changes because of high mobility nodes. Mobility of nodes and battery energy depletion are two major factors that cause loss of the discovered routes. battery power depletion causes the nodes to die and loss of the obtained paths and thus affects the network connectivity. Therefore, a routing protocol for energy efficiency should consider all the aspects to manage the energy consumption in the network. so introducing an energy aware routing protocol, is one of the most important issues in MANET. This paper reviews some energy aware routing protocols. The main purpose energy aware protocols are efficiently use of energy, reducing energy consumption and increasing the network lifetime.
Implementing Energy Efficient Strategies in the MANET on-demand routing Proto...IJEEE
Mobile Ad-hoc networks are self-configuring multi-hop wireless networks where, the structure of the network changes dynamically. Because of the nodes in the MANET are mobile and battery operated, energy optimization is one of the major constraints in the MANET. Failure of some nodes operation can greatly impede the performance of the network and even affect the basic availability of the network, i.e., routing. To improve the lifetime of these networks can be improving the energy levels of the individual nodes of the network. This paper presents an analysis of the effects of different design choices for this on- demand routing protocols DSR and AODV in wireless ad hoc networks. In this paper, the energy efficient strategies are implemented in the AODV and DSR protocols to improve the life time of the Mobile ad hoc network. The CBEER-NN is developed using the existing DSR protocol and the AO- EEDTR is developed using the existing AODV protocol. GloMoSIM simulator is used to simulate the proposed MANET environment. This paper also compares the existing DSR and AODV protocols with proposed CBEER- NN and AO-EEDTR protocols. From the simulated results, this paper concludes that the proposed CBEER-NN and AO- EEDTR protocols are improving the life time of the network by improving the average residual energy of the nodes over the existing DSR and AO-EEDTR protocols.
IJERA (International journal of Engineering Research and Applications) is International online, ... peer reviewed journal. For more detail or submit your article, please visit www.ijera.com
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
Ad hoc networks are self-configuring networks and each node executes routing functionalities by itself;
they are powered by battery, which is prone to decrease with time. In this paper, a power aware routing
algorithm called Dynamic path switching is proposed which attempt to extend the lifetime of network in
MANET. It creates a new path based on the energy level of the nodes. Along with DPS the Transmission
power control technique is incorporated which varies the transmission power based on the distance. It
reduces power consumption further. The proposed techniques are incorporated in Zone Routing Protocol
(ZRP) and simulated by using NS-2 simulator to obtain the QOS parameters.
Energy Consumption Analysis of Ad hoc Routing Protocols for Different Energy ...IOSR Journals
Abstract : In Mobile Ad hoc Networks (MANETs), energy conservation is a critical issue as the nodes are powered by the batteries which have limited energy reservoir. Hence the power level of the nodes is a problematical factor that extensively affects the performance and efficiency of ad hoc routing protocols. The rapidly changing traffic pattern the mobility of the nodes and the lack of fixed infrastructure makes routing in a MANET a challenging issue. So one of the main issues in MANET routing protocols is the development of energy efficient and QoS aware routing protocols which requires the energy analysis of routing protocols so that some modifications can be suggested. This paper presents performance comparison of three categories of mobile ad hoc routing protocols i.e. proactive, reactive and hybrid. The performance analysis is based on different metrics of Physical Layer such as Power Consumed in Transmit Mode, Power Consumed in Receive and Idle Modes, and metrics of application layer like Average End to End Delay, Average Jitter, Throughput and Packet Delivery Ratio based on the simulation analysis. Simulation analysis is performed over well known network simulator QualNet 6.1. Keywords - MANET, AODV, DYMO, OLSR, PDR
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A SurveyIJERA Editor
There is an increasing demand for portable devices powered up by battery, this led the manufacturers of
semiconductor technology to scale down the feature size which results in reduction in threshold voltage and
enables the complex functionality on a single chip. By scaling down the feature size the dynamic power
dissipation has no effect but the static power dissipation has become equal or more than that of Dynamic power
dissipation. So in recent CMOS technologies static power dissipation i.e. power dissipation due to leakage
current has become a challenging area for VLSI chip designers. In order to prolong the battery life and maintain
reliability of circuit, leakage current reduction is the primary goal. A basic overview of techniques used for
reduction of sub-threshold leakages is discussed in this paper. Based on the surveyed techniques, one would be
able to choose required and apt leakage reduction technique.
Addition is a fundamental arithmetic operation that is broadly used in many VLSI systems, such as application-specific digital signal processing (DSP) architectures and microprocessors. This addition module is also the core of other arithmetic operations such as subtraction, multiplication, division and address generation. The prime objective of this project is to design a full-adder having low-power consumption and low propagation delay which may result in the efficient implementation of modern digital systems. This model is referred as “hybrid” because of the combination of two different design logic styles namely CMOS logic and pass transistor logic. Performance parameters such as power, delay and hence energy were compared with the existing designs such as complementary CMOS logic full adder. In the existing hybrid systems, over 28 transistors were used. While the optimized hybrid full adder circuit reduces this count to 8 transistors, it still obtains better energy efficiency. Further the proper working of proposed full adder is verified by applying it in a Ripple carry Adder circuit.
A comparative study of full adder using static cmos logic styleeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
A Sub Threshold Source Coupled Logic Based Design of Low Power CMOS Analog Mu...VLSICS Design
A novel approach for designing Ultra Low Power and wide dynamic range circuit for multiplexing analog
signals is presented. The design operates in weak inversion (Sub threshold) region and uses Source -
Coupled Logic ( SCL) circuit. The bias current of the SCL gates is varied to scale down linearly the power
consumption and the operating frequency. The multiplexer design employs CMOS transistors as
transmission gate with dynamic threshold voltage. The design exhibits low power dissipation, high
dynamic range and good linearity. The design was implemented in 180 nm technology and was operated at
a supply voltage of 400 mV with a bias current ranging in the order of few Pico-amperes. The ON and
OFF resistance of the transmission gate achieved were 27 ohms and 10 M ohms respectively. The power
dissipation achieved is around 0.79 μW for a dynamic range of 1μV to 0.4 V.
This paper presents a recursive designing approach for high energy efficient carry select adder (CSA). Nowadays, the portable equipment’s like mobile phones and laptops have higher demands in the market. So, the designers must focus greater attention while designing such devices. Which means that have the devices must have lesser power consumption, low cost and have a better performance. The customers mainly focus on the equipment’s which have lesser power consumption, low cost and better performance. As we all know that the adders are the basic building block of microprocessors. The performance of the adders greatly influences the performance of those processors. The carry select adder is most suitable among other adders which have fast addition operation at low cost. The carry select adder (CSA) consists of chain full adders (FAs) and multiplexers. Here a carry select adder is designed with four FAs and four multiplexers. The proposed structure is assessed by the power consumption of the carry select adder using a 32-nm static CMOS technology for a wide range of supply voltages. The simulation results are obtained using Tanner EDA which reveals that the carry select adder has low power consumption.
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGYcscpconf
The low-power consumption with less delay time has become an important issue in the recent
trends of VLSI. In these days, the low power systems with high speed are highly preferable
everywhere. Designers need to understand how low-power techniques affect performance
attributes, and have to choose a set of techniques that are consistent with these attributes .The
main objective of this paper is to describe, how to achieve low power consumption with
approximately same delay time in a single circuit. In this paper, we make circuits with CMOS
and MTCMOS techniques and check out its power and delay characteristics. The circuits
designed using MTCMOS technique gives least power consumption.
All the pre-layout simulations have been performed at 250nm technology on tanner EDA tool.
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology csandit
The low-power consumption with less delay time has become an important issue in the recent
trends of VLSI. In these days, the low power systems with high speed are highly preferable
everywhere. Designers need to understand how low-power techniques affect performance
attributes, and have to choose a set of techniques that are consistent with these attributes .The
main objective of this paper is to describe, how to achieve low power consumption with
approximately same delay time in a single circuit. In this paper, we make circuits with CMOS
and MTCMOS techniques and check out its power and delay characteristics. The circuits
designed using MTCMOS technique gives least power consumption.
All the pre-layout simulations have been performed at 250nm technology on tanner EDA tool.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Efficient implementation of full adder for power analysis in cmos technologyIJARIIT
In recent days, the real-time application and fast arithmetic operations require highly efficient arithmetic hardware
architecture to improve the system performances. The adder plays a vital role in digital circuits, the earlier hardware
architecture using conventional CMOS and transmission logic gate based full adder design. Moreover, the techniques using
more number of transistors and consume larger power and delay so we proposed the techniques pass-transistor logic and
transmission gate based hybrid pass logic. The hybrid technique is used to reduce the number of the transistor, so the delay
and power consumption will be reduced when compared with the earlier techniques. The proposed technique design was
implemented using 16 transistors in 180nm CMOS technology and it consumes 8.2075nW power and the delay reduced to
5.0146ns.
IJCER (www.ijceronline.com) International Journal of computational Engineerin...ijceronline
Call for paper 2012, hard copy of Certificate, research paper publishing, where to publish research paper,
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJCER, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, research and review articles, IJCER Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathematics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer review journal, indexed journal, research and review articles, engineering journal, www.ijceronline.com, research journals,
yahoo journals, bing journals, International Journal of Computational Engineering Research, Google journals, hard copy of Certificate,
journal of engineering, online Submission
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Vlsi implementation of a programmable low drop out voltage regulatoreSAT Journals
Abstract LDO voltage regulators compose a small subset of the power supply arena. Low-drop-out (LDO) voltage regulators are used in analog applications that generally require low noise and high accuracy power rails. Voltage regulators provide a constant voltage supply rail under certain loading conditions. Circuits that are not performing tasks are temporarily turned off lowering the overall power consumption. The LDO voltage regulator, therefore, must respond quickly to system demands and power up connected circuits. To motivate new aspect of power management towards a design of a low drop-out voltage regulator that fulfils the present industry requirements as well as the upcoming demands of the future, it becomes necessary to design the LDO regulator which gives overall performance. A low-voltage low-dropout regulator that uses an Vdd of 1 V to an output of 0.8–0.74 V, with 32-nm CMOS technology is proposed. By scaling down the technology, we can get lower power consumption. More emphasis is given on the compactness and low drop-out voltage. The latest power management unit concept inside the system on chip (Soc) scheme inspires the digital control potential for the design of a novel LDO regulator. A simple operational transconductance amplifier is used as the error amplifier (EA), with a current splitting technique which is able to boost the gain. In the rail-to-rail output stage of the EA, a power noise cancellation mechanism is adopted. Programmability is added by applying two external control signals. These advantages allow the proposed LDO regulator to achieve a 60-mV output variation for low load transient, area efficient architecture with low power consumption. Keywords: low drop-out,32nm,low power consumption, programmability
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VL...IJMER
Abstract: Power reduction is a serious concern now days. As the MOS devices are wide spread, there is
high need for circuits which consume less power, mainly for portable devices which run on batteries, like
Laptops and hand-held computers. The Pass-Transistor Logic (PTL) is a better way to implement circuits
designed for low power applications.
Similar to Implementation of pull up pull-down network for energy optimization in full adder circuit (20)
Hierarchical Digital Twin of a Naval Power SystemKerry Sado
A hierarchical digital twin of a Naval DC power system has been developed and experimentally verified. Similar to other state-of-the-art digital twins, this technology creates a digital replica of the physical system executed in real-time or faster, which can modify hardware controls. However, its advantage stems from distributing computational efforts by utilizing a hierarchical structure composed of lower-level digital twin blocks and a higher-level system digital twin. Each digital twin block is associated with a physical subsystem of the hardware and communicates with a singular system digital twin, which creates a system-level response. By extracting information from each level of the hierarchy, power system controls of the hardware were reconfigured autonomously. This hierarchical digital twin development offers several advantages over other digital twins, particularly in the field of naval power systems. The hierarchical structure allows for greater computational efficiency and scalability while the ability to autonomously reconfigure hardware controls offers increased flexibility and responsiveness. The hierarchical decomposition and models utilized were well aligned with the physical twin, as indicated by the maximum deviations between the developed digital twin hierarchy and the hardware.
Welcome to WIPAC Monthly the magazine brought to you by the LinkedIn Group Water Industry Process Automation & Control.
In this month's edition, along with this month's industry news to celebrate the 13 years since the group was created we have articles including
A case study of the used of Advanced Process Control at the Wastewater Treatment works at Lleida in Spain
A look back on an article on smart wastewater networks in order to see how the industry has measured up in the interim around the adoption of Digital Transformation in the Water Industry.
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Dr.Costas Sachpazis
Terzaghi's soil bearing capacity theory, developed by Karl Terzaghi, is a fundamental principle in geotechnical engineering used to determine the bearing capacity of shallow foundations. This theory provides a method to calculate the ultimate bearing capacity of soil, which is the maximum load per unit area that the soil can support without undergoing shear failure. The Calculation HTML Code included.
Overview of the fundamental roles in Hydropower generation and the components involved in wider Electrical Engineering.
This paper presents the design and construction of hydroelectric dams from the hydrologist’s survey of the valley before construction, all aspects and involved disciplines, fluid dynamics, structural engineering, generation and mains frequency regulation to the very transmission of power through the network in the United Kingdom.
Author: Robbie Edward Sayers
Collaborators and co editors: Charlie Sims and Connor Healey.
(C) 2024 Robbie E. Sayers