The document provides an overview of the DisplayPort interface standard, which is a digital display interface that supports higher display quality and additional features. DisplayPort overcomes limitations of other interfaces like VGA, DVI, LVDS, and HDMI by providing scalable bandwidth, simplified design, smaller connectors, and content protection features. S3 Graphics Chrome 400/500 series GPUs support DisplayPort to provide advanced visual experiences.
A tutorial on PicoScenes Wi-Fi sensing middleware presented at CPS-IOT Week'2022, the tile is "From CSI Tool to PicoScenes Wi-Fi Sensing Middleware".
In this tutorial, we focus on how PicoScenes middleware overcomes the hardware and software barriers of Wi-Fi sensing research.
The documentation of PicoScenes is at https://ps.zpj.io
A tutorial on PicoScenes Wi-Fi sensing middleware presented at CPS-IOT Week'2022, the tile is "From CSI Tool to PicoScenes Wi-Fi Sensing Middleware".
In this tutorial, we focus on how PicoScenes middleware overcomes the hardware and software barriers of Wi-Fi sensing research.
The documentation of PicoScenes is at https://ps.zpj.io
PCIe Gen 3.0 Presentation @ 4th FPGA CampFPGA Central
PCIe Gen3 presentation by PLDA at 4th FPGA Camp in Santa Clara, CA. For more details visit http://www.fpgacentral.com/fpgacamp or http://www.fpgacentral.com
MIPI DevCon 2016: How to Use the VESA Display Stream Compression (DSC) Standa...MIPI Alliance
The VESA Display Stream Compression (DSC) standard is a visually lossless video compression algorithm that decreases transmission bandwidth by up to 3X, while lowering power and reducing EMI. The standard has been adopted by leading suppliers of semiconductors for use in mobiles, tablets, in-car video, and DTV applications in order to achieve higher resolution displays. This presentation by Hardent's Alain Legault provides background information about DSC and the role it plays in today’s interface IP ecosystem when combined with MIPI® DSI, USB Type-C™, DisplayPort™ and Embedded DisplayPort™, and HDMI™ IPs. Several use cases are discussed, and practical information on how to successfully integrate DSC in semiconductor designs is also provided.
What is Video Compression?, Introduction of Video Compression. Motivation, Working Methodology of Video Compression., Example, Applications, Needs of Video Compression, Advantages & Disadvantages
The USB 2.0 standard is widely deployed in both computer and embedded systems. Compliance testing for this standard includes signal integrity as well as a number of low-level protocol tests.
This presentation provides an overview of the test requirements for USB 2.0 compliance and provide background on each test case. Details of fixtures and signal integrity requirements are highlighted in detail.
For more information visit http://rohde-schwarz-scopes.com or call (888) 837-8772 to speak to a local Rohde & Schwarz expert.
PCIe Gen 3.0 Presentation @ 4th FPGA CampFPGA Central
PCIe Gen3 presentation by PLDA at 4th FPGA Camp in Santa Clara, CA. For more details visit http://www.fpgacentral.com/fpgacamp or http://www.fpgacentral.com
MIPI DevCon 2016: How to Use the VESA Display Stream Compression (DSC) Standa...MIPI Alliance
The VESA Display Stream Compression (DSC) standard is a visually lossless video compression algorithm that decreases transmission bandwidth by up to 3X, while lowering power and reducing EMI. The standard has been adopted by leading suppliers of semiconductors for use in mobiles, tablets, in-car video, and DTV applications in order to achieve higher resolution displays. This presentation by Hardent's Alain Legault provides background information about DSC and the role it plays in today’s interface IP ecosystem when combined with MIPI® DSI, USB Type-C™, DisplayPort™ and Embedded DisplayPort™, and HDMI™ IPs. Several use cases are discussed, and practical information on how to successfully integrate DSC in semiconductor designs is also provided.
What is Video Compression?, Introduction of Video Compression. Motivation, Working Methodology of Video Compression., Example, Applications, Needs of Video Compression, Advantages & Disadvantages
The USB 2.0 standard is widely deployed in both computer and embedded systems. Compliance testing for this standard includes signal integrity as well as a number of low-level protocol tests.
This presentation provides an overview of the test requirements for USB 2.0 compliance and provide background on each test case. Details of fixtures and signal integrity requirements are highlighted in detail.
For more information visit http://rohde-schwarz-scopes.com or call (888) 837-8772 to speak to a local Rohde & Schwarz expert.
Display devices have always been an integral part of the PC experience.
Whether it is in the form of a desktop monitor, a notebook’s embedded
panel, or the touch screen of a PC tablet, display devices play a vital role in
defining the user’s visual experience.
The new display technologies integrated exclusively in the AMD Radeon™
HD 7700-7900 Series are designed to deliver new and unique experiences
with impressive performance in these different technologies.
This quick PPT is meant to educate user on the Decimator by understanding all the techs ins and outs of the system and also some self study video to show you a step by step instruction on how to accomplish some of the many action the decimator can accomplish.
Prototype of a Wireless PC2TV solution. Extending your PC/laptop screen to a digital television or a projector at your home, office or an exhibition center.
Android Live Streaming Box
This presentation will help create a android streaming box with low cost. its business plan for Multi purpose Android box with technical
Media box with live streaming
Thunderbolt technology is a transformational I/O innovation that provides a leap
in performance over current I/O technologies with 10 Gbps of full-duplex bandwidth
per channel. It significantly simplifies the end-user experience by concurrently supporting
data (PCI Express) and display (DisplayPort) connections over a single cable.
Thunderbolt products may be connected using electrical or optical cables. Thunderbolt
technology enables flexible and innovative system designs by allowing multiple, highperformance,
PCI Express and DisplayPort devices to attach to a computer through a
single physical connector.
DCC Labs provides DVB compliant middleware and other embedded software for Set-Top Boxes and digital TV devices. We specialize in small footprint, optimised performance applications running under Linux, OS20, OS21 and similar operating systems.
Silicon Motion's Graphics Display SoCs enables 4K High Definition and Low PowerSilicon Motion
This article shows how a new architecture developed by Silicon
Motion produces an improved combination of high graphics capability, low latency, efficient data compression and low power consumption.
Vivante GC Nano User Interface (UI) White PaperBenson Tao
Overview of Vivante's GC Nano GPU product line targeting the latest trends in wearables and IoT. This white paper covers GPU technologies and dives into the various graphics processor architectures in the market and the pros/cons when it comes to UI acceleration.
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
Essentials of Automations: Optimizing FME Workflows with ParametersSafe Software
Are you looking to streamline your workflows and boost your projects’ efficiency? Do you find yourself searching for ways to add flexibility and control over your FME workflows? If so, you’re in the right place.
Join us for an insightful dive into the world of FME parameters, a critical element in optimizing workflow efficiency. This webinar marks the beginning of our three-part “Essentials of Automation” series. This first webinar is designed to equip you with the knowledge and skills to utilize parameters effectively: enhancing the flexibility, maintainability, and user control of your FME projects.
Here’s what you’ll gain:
- Essentials of FME Parameters: Understand the pivotal role of parameters, including Reader/Writer, Transformer, User, and FME Flow categories. Discover how they are the key to unlocking automation and optimization within your workflows.
- Practical Applications in FME Form: Delve into key user parameter types including choice, connections, and file URLs. Allow users to control how a workflow runs, making your workflows more reusable. Learn to import values and deliver the best user experience for your workflows while enhancing accuracy.
- Optimization Strategies in FME Flow: Explore the creation and strategic deployment of parameters in FME Flow, including the use of deployment and geometry parameters, to maximize workflow efficiency.
- Pro Tips for Success: Gain insights on parameterizing connections and leveraging new features like Conditional Visibility for clarity and simplicity.
We’ll wrap up with a glimpse into future webinars, followed by a Q&A session to address your specific questions surrounding this topic.
Don’t miss this opportunity to elevate your FME expertise and drive your projects to new heights of efficiency.
GraphRAG is All You need? LLM & Knowledge GraphGuy Korland
Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs.
1. Unifying Large Language Models and Knowledge Graphs: A Roadmap.
https://arxiv.org/abs/2306.08302
2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs:
https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf91mobiles
91mobiles recently conducted a Smart TV Buyer Insights Survey in which we asked over 3,000 respondents about the TV they own, aspects they look at on a new TV, and their TV buying preferences.
Securing your Kubernetes cluster_ a step-by-step guide to success !KatiaHIMEUR1
Today, after several years of existence, an extremely active community and an ultra-dynamic ecosystem, Kubernetes has established itself as the de facto standard in container orchestration. Thanks to a wide range of managed services, it has never been so easy to set up a ready-to-use Kubernetes cluster.
However, this ease of use means that the subject of security in Kubernetes is often left for later, or even neglected. This exposes companies to significant risks.
In this talk, I'll show you step-by-step how to secure your Kubernetes cluster for greater peace of mind and reliability.
A tale of scale & speed: How the US Navy is enabling software delivery from l...sonjaschweigert1
Rapid and secure feature delivery is a goal across every application team and every branch of the DoD. The Navy’s DevSecOps platform, Party Barge, has achieved:
- Reduction in onboarding time from 5 weeks to 1 day
- Improved developer experience and productivity through actionable findings and reduction of false positives
- Maintenance of superior security standards and inherent policy enforcement with Authorization to Operate (ATO)
Development teams can ship efficiently and ensure applications are cyber ready for Navy Authorizing Officials (AOs). In this webinar, Sigma Defense and Anchore will give attendees a look behind the scenes and demo secure pipeline automation and security artifacts that speed up application ATO and time to production.
We will cover:
- How to remove silos in DevSecOps
- How to build efficient development pipeline roles and component templates
- How to deliver security artifacts that matter for ATO’s (SBOMs, vulnerability reports, and policy evidence)
- How to streamline operations with automated policy checks on container images
UiPath Test Automation using UiPath Test Suite series, part 3DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 3. In this session, we will cover desktop automation along with UI automation.
Topics covered:
UI automation Introduction,
UI automation Sample
Desktop automation flow
Pradeep Chinnala, Senior Consultant Automation Developer @WonderBotz and UiPath MVP
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™UiPathCommunity
In questo evento online gratuito, organizzato dalla Community Italiana di UiPath, potrai esplorare le nuove funzionalità di Autopilot, il tool che integra l'Intelligenza Artificiale nei processi di sviluppo e utilizzo delle Automazioni.
📕 Vedremo insieme alcuni esempi dell'utilizzo di Autopilot in diversi tool della Suite UiPath:
Autopilot per Studio Web
Autopilot per Studio
Autopilot per Apps
Clipboard AI
GenAI applicata alla Document Understanding
👨🏫👨💻 Speakers:
Stefano Negro, UiPath MVPx3, RPA Tech Lead @ BSP Consultant
Flavio Martinelli, UiPath MVP 2023, Technical Account Manager @UiPath
Andrei Tasca, RPA Solutions Team Lead @NTT Data
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Ramesh Iyer
In today's fast-changing business world, Companies that adapt and embrace new ideas often need help to keep up with the competition. However, fostering a culture of innovation takes much work. It takes vision, leadership and willingness to take risks in the right proportion. Sachin Dev Duggal, co-founder of Builder.ai, has perfected the art of this balance, creating a company culture where creativity and growth are nurtured at each stage.
Key Trends Shaping the Future of Infrastructure.pdfCheryl Hung
Keynote at DIGIT West Expo, Glasgow on 29 May 2024.
Cheryl Hung, ochery.com
Sr Director, Infrastructure Ecosystem, Arm.
The key trends across hardware, cloud and open-source; exploring how these areas are likely to mature and develop over the short and long-term, and then considering how organisations can position themselves to adapt and thrive.
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionAggregage
Join Maher Hanafi, VP of Engineering at Betterworks, in this new session where he'll share a practical framework to transform Gen AI prototypes into impactful products! He'll delve into the complexities of data collection and management, model selection and optimization, and ensuring security, scalability, and responsible use.
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
2. Revision History
B.0 11/11/2008 Added Chrome 500 Series GPU Support BT/KG
A.0 7/26/2007 Initial Version BT/KG
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 2 of 13
3. Introduction
This White Paper provides an overview of the Video Electronic Standards Association
(VESA).DisplayPort Interface Standard. DisplayPort is a scalable digital display interface
targeting internal (notebook LCD panels) and external (device-to-device) display connections.
DisplayPort capabilities make it possible to enable higher levels of display quality and additional
display features to enhance the user’s high-definition (HD) cinematic experience. The standard
is open and royalty-free to all VESA member and non-member technology vendors, and any
specification improvements and changes are governed by the DisplayPort standards body and
thus are transparent for users to adopt.
The technology introduced by DisplayPort enables the transition to the next generation display
interface and moves away from the combination of analog/digital signals to a purely digital
interface. Digital signals have innate characteristics from a technological, visual, and cost
standpoint that provide numerous advantages. S3 Graphics Chrome 400/500 Series processors
support the DisplayPort interface to give viewers the ultimate visual experience.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 3 of 13
4. DisplayPort Overview
DisplayPort signaling uses a serial “micro-packet” architecture, similar to PCI Express, to
provide high bandwidth and greater color depths to drive high resolution monitors with increased
realism and color range. The standard supports and unifies all features found in previous
display technologies, but takes the technology one step further by allowing audio to be
embedded in the DisplayPort data stream so that one cable carries both audio and video (A/V)
data streams. In addition, DisplayPort incorporates a layer of copyright protection for content to
be viewed and transmitted securely, providing protection for intellectual property owners from
piracy and misuse of protected material. Figure 1 illustrates a notebook sample implementation
for DisplayPort, where the graphics processor natively and directly drives the LCD panel
through one DisplayPort (embedded DisplayPort or eDP) connection, while a second
DisplayPort connection is available from the notebook to an external monitor or digital TV. Other
notebook display connectors such as connectors for VGA, TV-out (S-Video), and DVI, can be
replaced by DisplayPort, saving valuable space as well as saving the cost of providing a range
of connectors specific to different display technology standards.
Digital Monitor
Content
DisplayPort Link DisplayPort Link
(Internal – eDP) (External)
Internal Notebook LCD HDMI or
digital TV
Figure 1: DisplayPort Notebook Connectivity Example
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 4 of 13
5. Drawbacks of Other Display Technologies
VGA Limitations
For a long time VGA (RGB) was the standard analog display interface that most desktops
computers traditionally used to connect to a monitor. The problem with this technology is that it
used large and bulky CRT monitors that increase in size and weight as the resolution increases.
Thinner digital flat panel monitors now in the market are capable of inputting RGB signals, but
additional circuitry and analog-to-digital conversion (ADC) chips are needed to convert RGB
data to digital data. This increases the cost to the monitor manufacturer and end user. In
addition, the ADC process is lossy, causing screen detail loss. The refresh rate of the monitor
and non-linear characteristics (gamma) affect viewing quality. CRT monitors are power hungry
since the internal components consume a lot of power driving the display process. Finally, cable
lengths are limited because of signal attenuation. Figure 2 shows a basic RGB connection
between a graphics processor and monitor where the display data in the processor is converted
from digital to analog (via the RAMDAC) and then back to digital.
DVI Limitations
DVI is a digital format using transition-minimized differential signals (TMDS) that overcome most
of the RGB drawbacks. DVI connectors can be found on desktop, notebook, and consumer
electronic (CE) devices such as digital TV sets. Since the graphics processor processes display
data in the digital domain, DVI keeps the display data in digital format throughout the display
pipeline from processor through to the display monitor.
Even though DVI is a digital format, there are numerous drawbacks.
• DVI specification is frozen:
o The Digital Display Working Group (DDWG) which oversaw the DVI
specification, has split up, so there is no longer a governing body to oversee
any specification upgrades, extensions, or improvements to the latest 1.0
version.
o Color depth, bandwidth, and resolution are all set by the standard, preventing
standardized support for higher resolution monitors introduced into the market.
If higher resolutions are needed, the GPU can incorporate two DVI transmitters
to provide a dual-link DVI connection at additional chip cost (die size, mixed
signal blocks, testing) and royalties.
• DVI conversion to LVDS: Even though the DVI display pipeline is digital, flat panels
use LVDS technology for the display, so DVI needs to be converted to LVDS before
being used. Flat panel monitors include a DVI receiver chip to provide this conversion,
which adds additional circuitry and component costs.
• Royalty / licensing fees: Adopters are required to pay royalties for DVI and licensing
fees for optional content protection (HDCP) support.
• Large connector size: DVI connectors are not optimal for notebook or small form
factor designs, because of the large space requirements for the connector.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 5 of 13
6. • PCB level issues:
o DVI can be a source of electromagnetic interference (EMI) at higher pixel clock
frequencies when driving higher resolution displays.
o Since the display data differential pairs are separate from the clock differential
pair, trace length routing and inter/intra-pair signal routing are critical to avoid
trace length mismatches and signal timing skew.
o The DC-coupled signal voltage levels are not compatible when using DVI
transmitters and receivers at different process technologies since they use
different voltage levels.
Digital
DVI Output (Tx)
(Digital) DVI
Rx
GPU Display
(Digital)
ADC
RAMDAC Digital
(Analog RGB)
Analog Flat Panel Monitor
Figure 2: RGB and DVI Connection (Simplified)
LVDS Limitations
Low-voltage differential signaling (LVDS) is the de-facto digital standard used in notebook
computers to connect the GPU to the LCD panel. The disadvantages of LVDS are:
• Scalability: LVDS requires additional data pairs as resolution size increases. In
notebook designs, hinges contain the LVDS wires in addition to other wiring for
devices such as wireless Wi-Fi antennas or built-in camera modules. As notebook
functionality increases, the hinges become more of a gating factor for the expansion of
LCD panel resolution.
• Clock limited: LVDS has strict timing requirements between the data pairs and clock
signal, so any timing skew or clock/data jitter will reduce the data sampling window
and introduce timing and display errors. This limitation reduces the distance LVDS can
travel to short distances only.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 6 of 13
7. HDMI Limitations
High-definition multimedia interface (HDMI) is based on the TMDS signaling protocol and is a
superset of DVI technology. HDMI is popular in the consumer electronics market and is used in
devices such as TV sets, DVD players, and set-top boxes because it provides benefits beyond
other existing consumer display technologies. HDMI technology is scalable in terms of
bandwidth and resolution. Updates to the specification are still being made, with the latest HDMI
release providing support for even more features and higher performance, while maintaining
backwards compatibility with older versions of HDMI and DVI. Like DisplayPort, HDMI supports
audio streams that can be encoded into the data stream so one cable can support audio and
video streams across a secure connection using HDCP. Since HDMI has the same topology as
DVI (with separate clock and data signals), design limitations found in DVI, such as clock/timing
skew, EMI, and routing issues, still exist in HDMI.
Because of high implementation costs associated with this technology’s royalties and IP, HDMI
initially had only a small user base in the PC market. With few early PC adopters strongly
supporting this display connection, along with eroding average selling prices (ASP) for their
units, it was hard for HDMI to make early inroads in the PC space. Over time the cost of using
this technology has decreased as CE implementers increased and more display devices
incorporated this interface. The current transition of the PC to an entertainment media device
connecting directly to television sets has allowed HDMI to make progress in the PC space as
more graphics processors support this interface. With both HDMI and DisplayPort capability, the
S3 Graphics Chrome 400/500 Series graphics processors are flexible enough to support both
PC and CE displays.
Note: Please refer to the S3 Graphics HDMI white paper for more information on this technology.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 7 of 13
8. Benefits of DisplayPort
DisplayPort overcomes the inherent drawbacks of VGA/DVI/LVDS with the following:
• High-definition (HD) viewing: A goal of DisplayPort is to give viewers the ultimate HD
multimedia (audio and video) experience as media content advances to HD quality (e.g,
movies on Blu-Ray™ Disc). Chrome 400/500 Series processors are capable of inputting
HD or I2S audio signals and encoding the audio stream along with the display stream to
fully support the DisplayPort A/V standard.
• Unified display architecture: Internal (inside-the-box, eDP) and external (box-to-box)
devices can use the same technology to meet all user needs, avoiding mixing-and-
matching of different standards and technologies for displays.
• Scalable performance: Increases in performance, color depth support, resolution, and
feature support allow changes to be made at the Physical Layer (described below),
permitting backwards compatibility using the same connectors and older/newer devices.
The architecture is modularized so changes can be made to one block without affecting
functionality of other blocks.
• Comprehensive interface: The signaling technology lets the data pairs transmit video
(display) data, audio data, and auxiliary data to allow full communication with each
display device. DisplayPort’s goal is to replace multiple A/V cables with one simple user-
friendly cable to connect different types of devices. A single cable can operate up to 15-
meters (longer if using DisplayPort repeaters) so the user is not confined by distance as
with other technologies. For example, an overhead projector in a large conference room
can have its DisplayPort cable routed from input in a side wall to the center of the room
where a laptop with presentation material sits.
• Simple board-level design: The data signals have the clock embedded in 8B/10B
encoding where the DisplayPort transmitter converts 8-bits to 10-bits for transmission,
and the receiver converts the 10-bits back to 8-bits for display. The extra 2-bit overhead
allows enough state changes so that the receiver can extract the embedded clock signal
correctly and recover the data. This implementation allows the PCB/cable routing to be
more relaxed since the data and clock signals are not routed separately, and helps
prevent data-clock synchronization problems and skew on the PCB level. There are also
fewer signals (wires) for a lower pin-count allowing simpler platform design. For
example, WSXGA+ (1680 x 1050 resolution) support at 18-bits/pixel would require eight
LVDS pairs, four DVI (TMDS) pairs instead of just one DisplayPort (eDP) pair.
• Small form factor: The connector in Figure 3 is significantly smaller than a DVI or VGA
connector. The small form factor saves valuable space in notebooks and desktops and
allows for more connectors per area for multiple display connections.
• Increasing user base: The adoption of DisplayPort by major PC and CE
OEMs/manufacturers has provided viability and support for this technology.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 8 of 13
9. • Low cost: DisplayPort is an open-standard available to all users and adopters without
any royalties. The nature of the technology also removes costly logic and conversion
chips needed in flat panels (ADC, DVI Receiver) so overall cost is reduced. In addition,
the standard is trying to integrate all of the display functions into the chip level to reduce
external device complexity.
• VESA support: VESA is the de facto display standards organization in the PC market.
They have strict compliance testing and implementation programs for logos and
certification, to ensure interoperability between devices as the user base expands
rapidly.
• Multi-Display flexibility: VESA has taken the initiative to make DisplayPort a multi-
display standard providing a flexible interface to support HDMI/DVI/VGA via an external
DisplayPort-to-DVI/HDMI/VGA dongle, allowing display extensibility and legacy support.
Through an external active protocol dongle, a DisplayPort signal can be converted to
DVI (single/dual-link), HDMI (including audio), and/or VGA. This flexibility allows a user
with DisplayPort to connect universally to other devices, regardless of the interface. The
converter in the dongle can be directly powered using the DP_PWR pin defined on the
connector.
Note: Please refer to VESA’s DisplayPort Interoperability Guideline for more information about multi-display
interface standard support.
• Content protection: DisplayPort supports DPCP (DisplayPort Content Protection) and
HDCP 1.3 (High-bandwidth Digital Content Protection) to ensure secured transmission
across all levels of the display connections.
o DPCP: Developed by Philips and based on 128-bit AES encryption. Each
individual connection (e.g., watching movies on a TV with a PC) is authenticated
with a unique session key that creates a secure point-to-point connection. This
connection is constantly monitored to ensure the connection is not compromised
or bypassed for unauthorized users to view or copy. If the connection is deemed
insecure, the DPCP will revoke the session key and users will not be able to play
content at the full HD quality level.
o HDCP: HDCP works similar to DPCP, where the connection is authenticated to
determine if the receiver is licensed to receive HD content from the source. Each
device has 40 unique 56-bit secret keys (Device Private Keys) and an identifier
(KSV) that is 40-bits long. During authentication the transmitter (Tx) will request
the KSV of the receiver (Rx) and determine if it is valid. If the KSVs are valid then
the Rx and Tx each create a 56-bit shared secret value using the other device’s
KSV. Based on the decoding of the shared secret value each device can
determine if the connection is legal. If it is not, the user can still view the media
content, but at low quality. If the connection is between two authenticated HDCP
devices, then the full quality available with the HD output can be experienced.
The Chrome 400/500 Series processors include an internal HDCP keystore and
logic to decrypt the HDCP encryption on the fly. This key set can be shared
between DisplayPort, DVI, and HDMI.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 9 of 13
10. Figure 3: Display Connector Comparison (DVI / VGA / DisplayPort)
DisplayPort 1.1 LVDS DVI HDMI 1.3
No. of Data/Clock
1, 2, or 4 data 8 data (dual link) 3 or 6 data 3 or 6 data
Differential Pairs
No clock pair 2 clock (dual link) 1 clock 1 clock
1680x1050@18bpp
1 pair 4 pairs 4 pairs 4 pairs
1600x1200@30bpp
2 pairs 12 pairs 7 pairs 4 pairs
2048x1536@36bpp
4 pairs 14 pairs N/A 4 pairs
Bit rate per pair
1.6 or 2.7 0.945 1.65 1.65 to 3.4
(Gbps)
Total Raw
4.95 (single link) 4.95 to 10.2
Capacity 1.6 to 10.8 7.56
to 9.9 (dual link) (single link)
(Gbps)
AC-Coupled for
Yes No No No
Process Migration
Audio Support Yes No No Yes
Auxiliary
1Mbps AUX CH No DDC DDC
Channels
Channel Coding 8B/10B No TMDS TMDS
Content DPCP, HDCP 1.3
No HDCP (Optional) HDCP (Optional)
Protection (Optional)
Micro-packet Sequential data
Signal Protocol Serial data stream Serial data stream
based stream
Internal
Notebook
(notebook) Yes No No
standard
Connection
Future
Yes No No Yes
Extensibility
Technology
No No Yes Yes
Royalty/Licensing
Content
Protection Yes No Yes Yes
Licensing
Multi-Display Yes – with dongle
No No DVI
Interface Standard (HDMI/DVI/VGA)
Controlling No HDMI LLC
VESA ANSI Standard
Authority (DDWG in the past) Promoter Group
Table 1: Comparison of Display Standards
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 10 of 13
11. DisplayPort Structure
Source Device Main Link (1, 2, or 4 pairs) Sink Device
DisplayPort DisplayPort
Transmitter AUX CH Receiver
(Tx) (Rx)
Hot Plug Detect (IRQ)
Figure 4: DisplayPort Structure and Signals
DisplayPort Signal Definitions
• Main Link Signals:
o High-bandwidth, unidirectional, and low-latency signals
o Isochronous transport of uncompressed audio and video streams
o Clock embedded in data stream (8B/10B encoding)
No external clock or receiver reference clock needed
o AC-coupled differential pairs
Different common mode voltages at Tx/Rx supported for different process
technologies (ex. 0.35um vs. 0.18um vs. 0.065um devices)
o Link can consist of 1, 2, or 4 lanes (data pairs)
o Link rate per lane can be 1.62Gbps or 2.7Gbps
Link rate depends on channel quality and Tx/Rx support (silicon process)
Link rate is separate from pixel rate
Link rate = (# lanes) x (link rate per lane)
o Supports 6, 8, 10, 12, and 16 bits per component (color)
o EMI reduction
Data symbols (8B/10B encoded packets) are scrambled to reduce
frequency hotspots (fixed serial bit patterns) and EMI emissions
o Link training to support required number of lanes between Tx/Rx
o Audio data
Audio packets can be transported during horizontal/vertical blanking
6MB/s audio bandwidth
• AUX CH (Auxiliary Channel):
o Low-latency and bi-directional signal
o AC-coupled differential pair
o Self-clocked data signal using Manchester II encoding
o Performs link management and device control (DDC, EDID, MCCS)
o 1Mbps data rate
• Hot Plug Detect (HPD):
o A method of informing the system that an event (monitor connection,
plugging/unplugging a monitor) has occurred.
o The sink device will send an interrupt signal (HPD) to the source device that will
in turn acknowledge the new device and configure the display output accordingly.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 11 of 13
12. DisplayPort Architecture
The underlying architecture is modularized and layered allowing incremental improvements to
take place in one block without affecting the others. For example, as signaling speeds increase
in future versions of DisplayPort, changes can be made to the PHY (Physical) layer leaving the
Link Layer and actual connectors untouched. The two blocks of the architecture are the Link
and the PHY layers.
D PC D E D ID
S ource D evice S ink D evice
Stream Link Link Stream
S tream Stream
P olicy Policy Policy P olicy
S ource(s) S ink(s)
M aker M aker M aker M aker
ED ID / Link D iscovery/Init/ Link D iscovery/Init/ ED ID /
M C C S/... M aintenance M aintenance M C C S/...
Link Layer Link Layer
Isochronous AUX CH AUX CH AUX CH AUX CH Isochronous
Transport D evice Link Link D evice Transport
S ervices S ervices S ervices S ervices S ervices S ervices
P H Y Layer P H Y Layer
M ain Link AUX CH HPD HPD AUX CH M ain Link
H ot-P lug D etect signal
C om m and/D ata-> <-S tatus/D ata
Serialized/E ncoded
Figure 5: DisplayPort Layered Architecture
Link Layer
The Link Layer provides the following functions:
• Isochronous Transport Services: In the Source device, this feature maps the data
stream to the corresponding Main Link lane so that the sink (receiver) can re-map and
re-assemble the data to the original format, based on a specified algorithm. The data
can be mapped based on the number of lanes, so that each lane gets equal loading for
data transport efficiency. The actual data stream traveling across the Main Link is called
a Transport Unit, which is made up of sixty-four link symbols per lane.
• Link and Device Services: Provides link management and device control. The source
reads the receiver’s DPCD (DisplayPort Configuration Data) through the AUX channel
and configures and establishes the link connection (1, 2, or 4 lanes) through link training.
There is also constant monitoring and communication between devices through
MCCS/EDID/DDC commands to prevent display glitches such as the loss of
synchronization.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 12 of 13
13. Physical (PHY) Layer
The Physical Layer provides the following two functional blocks:
• Logical sub-block: This block scrambles and de-scrambles data sent across the Main
Link for EMI reduction. It also performs encoding and decoding of the Main Link data
stream (8B/10B) and AUX CH (Manchester II) based on the communications protocol.
• Electrical sub-block: This block contains the actual electrical circuitry for the
differential pair links such as the SERDES (serializer/de-serializer) which takes parallel
data streams in the GPU and converts them to a serial stream and vice versa. The
transmitter/receiver and pre-emphasis/equalization for the Main Link are also found in
this sub-block.
Possible Future DisplayPort Improvements
With a modularized architecture, the signaling layer of the DisplayPort devices can be improved
without affecting any of the logical blocks in the Link Layer or the external connectors, while still
maintaining backwards compatibility. Possible changes to the signaling layer could mean twice
the bandwidth of today’s connection at the Main Link and AUX CH. With increased bandwidth,
higher resolution support such as 4096x2160 and color depths of 48bpp (billions of colors) at
higher refresh rates could provide a flawless ultra HD viewing experience that goes beyond
today’s best picture quality, that of the DCI (Digital Cinema) standard set by the major motion
movie producers. Additional HD channels or multiple screen (PiP) can effectively be viewed at
full uncompressed data rates, and other functional features such as interactive communication
(for example. Educational classrooms and interactive shopping) could also be supported.
Upgrades to the AUX CH will allow a true sideband interface to carry additional data streams,
for example, PC CAM/Webcam with audio.
Conclusion
The natural advancement towards digital displays with higher resolutions and stunning visuals
has led to a new display standard which aims to overcome the limitations of today’s
technologies and bring users to the next step in graphics and video realism. Support for this
technology from VESA as well as major PC and CE OEMs has enabled DisplayPort to become
a reality, as DisplayPort is incorporated into shipping and upcoming product introductions.
S3 Graphics’ commitment to provide the best-in-class viewing quality and features is reflected in
the Chrome 400/500 Series graphics processors’ support for the full functionality of DisplayPort,
enabling seamless multimedia connectivity to DisplayPort compliant devices.
S3 Graphics WP018-B.0
Display Port Interface 11/11/ 2008
for Chrome 400/500 Series Processors Page 13 of 13