SlideShare a Scribd company logo
Digital Logic Design
IT101LGD
Prepared By
Asst. Lect. Mohammed Salim
Department of IT
1 LFU 2014
Grading
LFU 20142
 Course Grading:
Midterm Exam 25%
Course Work and Assignments 15%
Final Exam 60%
Total 100%
What does this chapter give you?
LFU 20143
 Identify the basic gates and describe the behavior of
each.
 Describe the behavior of a gate or circuit using
Boolean expressions, truth tables, and logic
diagrams.
 Combine basic gates into circuits.
 How to build half adder
and a full adder.
Contents
LFU 20144
Introduction
Logic Gates
Half-Adder
Full-Adder
Introduction
LFU 20145
Boolean functions may be practically implemented by
using electronic gates. The following points are
important to understand:
1- Electronic gates require a power supply.
2- Gate INPUTS are driven by voltages having two
nominal values, e.g. 0V and 5V representing logic 0
and logic 1 respectively.
Introduction
LFU 20146
3- The OUTPUT of a gate provides two nominal values
of voltage only, e.g. 0V and 5V representing logic 0
and logic 1 respectively. In general, there is only one
output to a logic gate except in some special cases.
4- There is always a time delay between an input
being applied and the output responding.
Introduction
Transistor Building Block of Computers
 Microprocessors contain millions of transistors
 Intel Pentium 4 (2000): 48 million
 IBM PowerPC 750FX (2002): 38 million
 IBM/Apple PowerPC G5 (2003): 58 million
 Logically, each transistor acts as a switch
Combined to implement logic functions
 AND, OR, NOT
 Combined to build higher-level structures
 Adder, multiplexer, decoder, register, …
Logic Gates – Binary Logic
LFU 20148
 Binary variables take one of two values.
 Logical operators operate on binary values and
binary variables.
 Basic logical operators are the logic functions AND,
OR and NOT.
 Logic gates implement logic functions.
 Boolean Algebra: a useful mathematical system for
specifying and transforming logic functions.
 We study Boolean algebra as a foundation for
designing and analyzing digital systems!
Logic Gates – Binary Variables
LFU 20149
 Remember that the two binary values have different
names:
 True/False
 On/Off
 Yes/No
 1/0
 We use 1 and 0 to denote the two values.
 Variable identifier examples:
 A, B, y, z
Logic Gates – Logical operations
LFU 201410
 The three basic logical operations are:
 AND
 OR
 NOT
 AND is denoted by a dot (·).
 OR is denoted by a plus (+).
 NOT is denoted by an overbar ( ¯ ), a single quote
mark (') after, or (~) before the variable.
Logic Gates – Notation Examples
LFU 201411
 Examples:
 is read “Y is equal to A AND B.”
 is read “z is equal to x OR y.”
 is read “X is equal to NOT A.”
Note: The statement:
 1 + 1 = 2 (read “one plus one equals two”)
is not the same as
 1 + 1 = 1 (read “1 or 1 equals 1”).
= BAY 
yxz +=
AX =
Logic Gates
LFU 201412
 A Logical gate is a device that performs a basic
operation on electrical signals, and these gates are
combined into circuits to perform more complicated
tasks.
 All basic logic gates have the ability to accept either
one or two input signals (depending upon the type of
gate) and generate one output signal.
Logic Gates Representation
LFU 201413
 There are three different methods for describing the
behavior of gates and circuits:
 Boolean expressions
 Logic diagrams
 Truth tables
Logic Gates Representation
LFU 201414
 Boolean expressions: expressions in this algebraic
notation are an smart way to show the activity of
electrical circuits.
 Logic diagrams: a graphical representation of a
circuit and each type of gate is represented by a
specific graphical symbol
 Truth tables: defines the function of a gate by listing
all possible input combinations that the gate could
encounter, and the corresponding output
Logic Gates
LFU 201415
 Let’s take the processing of the following six types of
gates:
 NOT
 AND
 OR
 NAND
 NOR
 XOR
NOT Gate
LFU 201416
 A NOT gate accepts only one input value
and produces one output value
 By definition, if the input value for a NOT gate is 0,
the output value is 1, and if the input value is 1, the
output is 0
 A NOT gate is sometimes called as an inverter
because it inverts the input value
AND Gate
LFU 201417
 An AND gate accepts two input signals.
 If the two input values for an AND gate are both 1,
the output is 1; otherwise, the output is 0
OR Gate
LFU 201418
 An OR gate accepts two input signals.
 If the two input values are both 0, the output value is
0; otherwise, the output is 1
XOR , or exclusive OR Gate
LFU 201419
 An XOR gate produces 0 if its two inputs are the
same, and a 1 otherwise.
 Note the difference between the XOR gate
and the OR gate; they differ only in one
input situation, when both input signals are 1, the OR
gate produces a 1 and the XOR produces a 0
NAND and NOR Gates
LFU 201420
 The NAND and NOR gates are basically the
opposite of the AND and OR gates, respectively:
 NAND gate:
 NOR gate:
Review of Logic Gates
LFU 201421
 A NOT gate inverts its single input value .
 An AND gate produces 1 if both input values are 1 .
 An OR gate produces 1 if one or the other or both input
values are 1 .
 An XOR gate produces 1 if one or the other (but not both)
input values are 1 .
 A NAND gate produces the opposite results of an AND
gate .
 A NOR gate produces the opposite results of an OR gate
.
Logic Gates Processor Example
LFU 201422
Half Adder
LFU 201423
 Half adder is a combinational logic circuit with two
input and two output. The half adder circuit is
designed to add two single bit binary number A and
B. It is the basic building block for addition of two
single bit numbers. This circuit has two
outputs carry and sum.
Half Adder
LFU 201424
Full Adder
LFU 201425
 Full adder is developed to overcome the drawback of
Half Adder circuit. It can add two one-bit numbers A
and B, and carry c. The full adder is a three input
and two output combinational circuit.
Full Adder
LFU 201426
Full Adder
LFU 201427
End of Chapter 3
LFU 201428
 Note : The PowerPoint slides are taken from internet websites and a
variety of presentations.
All the basic logic gates

More Related Content

What's hot

Basic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebraBasic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebra
Hanu Kavi
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
Manish Kumar
 
Boolean algebra simplification and combination circuits
Boolean algebra simplification and combination circuitsBoolean algebra simplification and combination circuits
Boolean algebra simplification and combination circuits
Jaipal Dhobale
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebraGagan Deep
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
nanishajieha
 
BCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebra
BCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebraBCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebra
BCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebra
Rai University
 
Computer Architecture & Organization
Computer Architecture & OrganizationComputer Architecture & Organization
Computer Architecture & Organization
NANDINI SHARMA
 
Digital electronics - Basics
Digital electronics - BasicsDigital electronics - Basics
Digital electronics - Basics
Neelavathy Neelavathy
 
Boolean+logic
Boolean+logicBoolean+logic
Boolean+logic
Bilal Maqbool ツ
 
Introduction to Boolean Algebra
Introduction to Boolean AlgebraIntroduction to Boolean Algebra
Introduction to Boolean Algebra
blaircomp2003
 
BOOLEAN ALGEBRA
BOOLEAN ALGEBRA BOOLEAN ALGEBRA
BOOLEAN ALGEBRA
Shaik Aman
 
DE notes
DE notesDE notes
Digital design chap 2
Digital design    chap 2Digital design    chap 2
Digital design chap 2
Mohammad Bappy
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
chauhankapil
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
Kamal Acharya
 
B sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebraB sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebra
MahiboobAliMulla
 

What's hot (20)

Basic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebraBasic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebra
 
boolean algebra
boolean algebraboolean algebra
boolean algebra
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
Boolean algebra simplification and combination circuits
Boolean algebra simplification and combination circuitsBoolean algebra simplification and combination circuits
Boolean algebra simplification and combination circuits
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
07 boolean algebra
07 boolean algebra07 boolean algebra
07 boolean algebra
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
BCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebra
BCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebraBCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebra
BCA_Semester-II-Discrete Mathematics_unit-iii_Lattices and boolean algebra
 
Computer Architecture & Organization
Computer Architecture & OrganizationComputer Architecture & Organization
Computer Architecture & Organization
 
Digital electronics - Basics
Digital electronics - BasicsDigital electronics - Basics
Digital electronics - Basics
 
Boolean+logic
Boolean+logicBoolean+logic
Boolean+logic
 
Introduction to Boolean Algebra
Introduction to Boolean AlgebraIntroduction to Boolean Algebra
Introduction to Boolean Algebra
 
BOOLEAN ALGEBRA
BOOLEAN ALGEBRA BOOLEAN ALGEBRA
BOOLEAN ALGEBRA
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
DE notes
DE notesDE notes
DE notes
 
Digital design chap 2
Digital design    chap 2Digital design    chap 2
Digital design chap 2
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
 
B sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebraB sc3 unit 3 boolean algebra
B sc3 unit 3 boolean algebra
 

Viewers also liked

Math1003 1.15 - Integers and 2's Complement
Math1003 1.15 - Integers and 2's ComplementMath1003 1.15 - Integers and 2's Complement
Math1003 1.15 - Integers and 2's Complementgcmath1003
 
Complement
ComplementComplement
Complement
Sudheesh S Madhav
 
Complements
ComplementsComplements
Complements
Sudheesh S Madhav
 
2s complement arithmetic
2s complement arithmetic2s complement arithmetic
2s complement arithmetic
Sanjay Saluth
 
Analog and digital signal system : digital logic
Analog and digital signal system : digital logicAnalog and digital signal system : digital logic
Analog and digital signal system : digital logic
Satya P. Joshi
 
1s and 2s complement
1s and 2s complement1s and 2s complement
1s and 2s complement
Then Murugeshwari
 
Complements of numbers
Complements of numbersComplements of numbers
Complements of numbers
Kiriti Varkur
 
Two’s complement
Two’s complementTwo’s complement
Two’s complement
mayannpolisticoLNU
 

Viewers also liked (9)

DLD Intro
DLD IntroDLD Intro
DLD Intro
 
Math1003 1.15 - Integers and 2's Complement
Math1003 1.15 - Integers and 2's ComplementMath1003 1.15 - Integers and 2's Complement
Math1003 1.15 - Integers and 2's Complement
 
Complement
ComplementComplement
Complement
 
Complements
ComplementsComplements
Complements
 
2s complement arithmetic
2s complement arithmetic2s complement arithmetic
2s complement arithmetic
 
Analog and digital signal system : digital logic
Analog and digital signal system : digital logicAnalog and digital signal system : digital logic
Analog and digital signal system : digital logic
 
1s and 2s complement
1s and 2s complement1s and 2s complement
1s and 2s complement
 
Complements of numbers
Complements of numbersComplements of numbers
Complements of numbers
 
Two’s complement
Two’s complementTwo’s complement
Two’s complement
 

Similar to Digital logic mohammed salim ch3

Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
MuruganandhanD
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
pong_sk1
 
12733771.ppt
12733771.ppt12733771.ppt
12733771.ppt
Krishna Kumar
 
BASIC LOGIC GATES.pdf
BASIC LOGIC GATES.pdfBASIC LOGIC GATES.pdf
BASIC LOGIC GATES.pdf
john lexter emberador
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
Priyanka Jakhar
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
AravindaAKumar1
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
DamotTesfaye
 
Chapter+13.ppt
Chapter+13.pptChapter+13.ppt
Chapter+13.ppt
DiviyaTharshini
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
RithinA1
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
Dr.Florence Dayana
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
WilliamJosephat1
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
Rojin Khadka
 
Digital logic
Digital logicDigital logic
Digital logic
Madhu Bala
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
ChristianVelchez2
 
Logic gates
Logic gatesLogic gates
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
Vivek Kumar Sinha
 
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa1608 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16John Todora
 
Logic gates 07 11-2014
Logic gates 07 11-2014Logic gates 07 11-2014
Logic gates 07 11-2014
Govind Kaintura
 
Basic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfBasic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdf
KINGZzofYouTube
 
INTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATESINTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATES
SOUVIKCHATTERJEE80
 

Similar to Digital logic mohammed salim ch3 (20)

Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
12733771.ppt
12733771.ppt12733771.ppt
12733771.ppt
 
BASIC LOGIC GATES.pdf
BASIC LOGIC GATES.pdfBASIC LOGIC GATES.pdf
BASIC LOGIC GATES.pdf
 
Class 12th Logic Gates
Class 12th Logic GatesClass 12th Logic Gates
Class 12th Logic Gates
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
Chapter+13.ppt
Chapter+13.pptChapter+13.ppt
Chapter+13.ppt
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
 
Digital logic
Digital logicDigital logic
Digital logic
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa1608 chapter03 06_status_bits_otl_otu_scan_logic_fa16
08 chapter03 06_status_bits_otl_otu_scan_logic_fa16
 
Logic gates 07 11-2014
Logic gates 07 11-2014Logic gates 07 11-2014
Logic gates 07 11-2014
 
Basic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfBasic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdf
 
INTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATESINTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATES
 

Recently uploaded

A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
DianaGray10
 
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdfFIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
Kari Kakkonen
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
Laura Byrne
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
James Anderson
 
Climate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing DaysClimate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing Days
Kari Kakkonen
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
Pierluigi Pugliese
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
Dorra BARTAGUIZ
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
Ralf Eggert
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdfSmart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
91mobiles
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
Matthew Sinclair
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
DianaGray10
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
Prayukth K V
 
GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...
ThomasParaiso2
 
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfSAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
Peter Spielvogel
 

Recently uploaded (20)

A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
 
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdfFIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
FIDO Alliance Osaka Seminar: Passkeys at Amazon.pdf
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
 
The Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and SalesThe Art of the Pitch: WordPress Relationships and Sales
The Art of the Pitch: WordPress Relationships and Sales
 
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
 
Climate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing DaysClimate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing Days
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
 
Elevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object CalisthenicsElevating Tactical DDD Patterns Through Object Calisthenics
Elevating Tactical DDD Patterns Through Object Calisthenics
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)PHP Frameworks: I want to break free (IPC Berlin 2024)
PHP Frameworks: I want to break free (IPC Berlin 2024)
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdfSmart TV Buyer Insights Survey 2024 by 91mobiles.pdf
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
 
UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4UiPath Test Automation using UiPath Test Suite series, part 4
UiPath Test Automation using UiPath Test Suite series, part 4
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
 
GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...
 
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfSAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdf
 

Digital logic mohammed salim ch3

  • 1. Digital Logic Design IT101LGD Prepared By Asst. Lect. Mohammed Salim Department of IT 1 LFU 2014
  • 2. Grading LFU 20142  Course Grading: Midterm Exam 25% Course Work and Assignments 15% Final Exam 60% Total 100%
  • 3. What does this chapter give you? LFU 20143  Identify the basic gates and describe the behavior of each.  Describe the behavior of a gate or circuit using Boolean expressions, truth tables, and logic diagrams.  Combine basic gates into circuits.  How to build half adder and a full adder.
  • 5. Introduction LFU 20145 Boolean functions may be practically implemented by using electronic gates. The following points are important to understand: 1- Electronic gates require a power supply. 2- Gate INPUTS are driven by voltages having two nominal values, e.g. 0V and 5V representing logic 0 and logic 1 respectively.
  • 6. Introduction LFU 20146 3- The OUTPUT of a gate provides two nominal values of voltage only, e.g. 0V and 5V representing logic 0 and logic 1 respectively. In general, there is only one output to a logic gate except in some special cases. 4- There is always a time delay between an input being applied and the output responding.
  • 7. Introduction Transistor Building Block of Computers  Microprocessors contain millions of transistors  Intel Pentium 4 (2000): 48 million  IBM PowerPC 750FX (2002): 38 million  IBM/Apple PowerPC G5 (2003): 58 million  Logically, each transistor acts as a switch Combined to implement logic functions  AND, OR, NOT  Combined to build higher-level structures  Adder, multiplexer, decoder, register, …
  • 8. Logic Gates – Binary Logic LFU 20148  Binary variables take one of two values.  Logical operators operate on binary values and binary variables.  Basic logical operators are the logic functions AND, OR and NOT.  Logic gates implement logic functions.  Boolean Algebra: a useful mathematical system for specifying and transforming logic functions.  We study Boolean algebra as a foundation for designing and analyzing digital systems!
  • 9. Logic Gates – Binary Variables LFU 20149  Remember that the two binary values have different names:  True/False  On/Off  Yes/No  1/0  We use 1 and 0 to denote the two values.  Variable identifier examples:  A, B, y, z
  • 10. Logic Gates – Logical operations LFU 201410  The three basic logical operations are:  AND  OR  NOT  AND is denoted by a dot (·).  OR is denoted by a plus (+).  NOT is denoted by an overbar ( ¯ ), a single quote mark (') after, or (~) before the variable.
  • 11. Logic Gates – Notation Examples LFU 201411  Examples:  is read “Y is equal to A AND B.”  is read “z is equal to x OR y.”  is read “X is equal to NOT A.” Note: The statement:  1 + 1 = 2 (read “one plus one equals two”) is not the same as  1 + 1 = 1 (read “1 or 1 equals 1”). = BAY  yxz += AX =
  • 12. Logic Gates LFU 201412  A Logical gate is a device that performs a basic operation on electrical signals, and these gates are combined into circuits to perform more complicated tasks.  All basic logic gates have the ability to accept either one or two input signals (depending upon the type of gate) and generate one output signal.
  • 13. Logic Gates Representation LFU 201413  There are three different methods for describing the behavior of gates and circuits:  Boolean expressions  Logic diagrams  Truth tables
  • 14. Logic Gates Representation LFU 201414  Boolean expressions: expressions in this algebraic notation are an smart way to show the activity of electrical circuits.  Logic diagrams: a graphical representation of a circuit and each type of gate is represented by a specific graphical symbol  Truth tables: defines the function of a gate by listing all possible input combinations that the gate could encounter, and the corresponding output
  • 15. Logic Gates LFU 201415  Let’s take the processing of the following six types of gates:  NOT  AND  OR  NAND  NOR  XOR
  • 16. NOT Gate LFU 201416  A NOT gate accepts only one input value and produces one output value  By definition, if the input value for a NOT gate is 0, the output value is 1, and if the input value is 1, the output is 0  A NOT gate is sometimes called as an inverter because it inverts the input value
  • 17. AND Gate LFU 201417  An AND gate accepts two input signals.  If the two input values for an AND gate are both 1, the output is 1; otherwise, the output is 0
  • 18. OR Gate LFU 201418  An OR gate accepts two input signals.  If the two input values are both 0, the output value is 0; otherwise, the output is 1
  • 19. XOR , or exclusive OR Gate LFU 201419  An XOR gate produces 0 if its two inputs are the same, and a 1 otherwise.  Note the difference between the XOR gate and the OR gate; they differ only in one input situation, when both input signals are 1, the OR gate produces a 1 and the XOR produces a 0
  • 20. NAND and NOR Gates LFU 201420  The NAND and NOR gates are basically the opposite of the AND and OR gates, respectively:  NAND gate:  NOR gate:
  • 21. Review of Logic Gates LFU 201421  A NOT gate inverts its single input value .  An AND gate produces 1 if both input values are 1 .  An OR gate produces 1 if one or the other or both input values are 1 .  An XOR gate produces 1 if one or the other (but not both) input values are 1 .  A NAND gate produces the opposite results of an AND gate .  A NOR gate produces the opposite results of an OR gate .
  • 22. Logic Gates Processor Example LFU 201422
  • 23. Half Adder LFU 201423  Half adder is a combinational logic circuit with two input and two output. The half adder circuit is designed to add two single bit binary number A and B. It is the basic building block for addition of two single bit numbers. This circuit has two outputs carry and sum.
  • 25. Full Adder LFU 201425  Full adder is developed to overcome the drawback of Half Adder circuit. It can add two one-bit numbers A and B, and carry c. The full adder is a three input and two output combinational circuit.
  • 28. End of Chapter 3 LFU 201428  Note : The PowerPoint slides are taken from internet websites and a variety of presentations. All the basic logic gates