The document presents a closed loop control scheme for a grid integrated high frequency linked active bridge (HFLAB) converter for interfacing multiple photovoltaic (PV) modules. The proposed topology uses two boost converters, an HFLAB converter, and a grid-tied inverter. Simulation results show the converter can independently control and maximize power from two PV modules through maximum power point tracking control of the boost converters. The HFLAB converter controls its input voltage through phase shift angle control. The grid inverter regulates the DC bus voltage and current injected into the grid.
Highly -increasing requirement for mobile and several electronic devices want the use of VLSI circuits which are highly power efficient. The most primitive arithmetic operation in processors is addition and the adder is the most highly used arithmetic component of the processor. Carry Select Adder (CSA) is one of the fastest adders and the structure of the CSA shows that there is a possibility for increasing its efficiency by reducing the power dissipation and area in the CSA. This research paper presents power and delay analysis of various adders and proposed a 32-bit CSA that is implemented using variable size of the combination of adders, thus the proposed Carry select Adder (CSA) which has minimum Delay, and less power consumption hence improving the efficiency and speed of the Carry Select Adder.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Design and Verification of Area Efficient Carry Select Adderijsrd.com
Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 16, 32 square - root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the delay. This work evaluates the performance of the proposed designs in terms of delay, area.
Design and Implementation of Low-Power and Area-Efficient 64 bit CSLA using VHDLIJSRD
All processor consisting ALU and adder plays important role for design of ALU. Design of low area and power efficient adder helps to reduce power consumption and area of any processor. Now a day’s major area of research in VLSI system is design of area, high speed and low power data path logic systems. In digital adders, the speed of addition is restricted by the time necessary to send a carry signal through the adder. The area and power consumption is reduced by modifying regular CSLA architecture. The proposed architecture is developed with the help of a simple ripple carry adder (RCA) and gate-level architecture. It consists of single RCA which improves the performance of the proposed designs then the regular designs in terms of power consumption and area.
For the optimization of given network, VHDL
/Verilog code convert into BLIF / BLIF_MV (Berkeley
Logic Interchange Format /Berkeley Logic Interchange
Format for multi-valued network ) format with the help of
VIS / Vl2mv tool of Berkeley. In this paper, we optimize on
a number of standard industrial benchmark circuit by
MVSIS and ABC tool.
Highly -increasing requirement for mobile and several electronic devices want the use of VLSI circuits which are highly power efficient. The most primitive arithmetic operation in processors is addition and the adder is the most highly used arithmetic component of the processor. Carry Select Adder (CSA) is one of the fastest adders and the structure of the CSA shows that there is a possibility for increasing its efficiency by reducing the power dissipation and area in the CSA. This research paper presents power and delay analysis of various adders and proposed a 32-bit CSA that is implemented using variable size of the combination of adders, thus the proposed Carry select Adder (CSA) which has minimum Delay, and less power consumption hence improving the efficiency and speed of the Carry Select Adder.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
Design and Verification of Area Efficient Carry Select Adderijsrd.com
Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 16, 32 square - root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the delay. This work evaluates the performance of the proposed designs in terms of delay, area.
Design and Implementation of Low-Power and Area-Efficient 64 bit CSLA using VHDLIJSRD
All processor consisting ALU and adder plays important role for design of ALU. Design of low area and power efficient adder helps to reduce power consumption and area of any processor. Now a day’s major area of research in VLSI system is design of area, high speed and low power data path logic systems. In digital adders, the speed of addition is restricted by the time necessary to send a carry signal through the adder. The area and power consumption is reduced by modifying regular CSLA architecture. The proposed architecture is developed with the help of a simple ripple carry adder (RCA) and gate-level architecture. It consists of single RCA which improves the performance of the proposed designs then the regular designs in terms of power consumption and area.
For the optimization of given network, VHDL
/Verilog code convert into BLIF / BLIF_MV (Berkeley
Logic Interchange Format /Berkeley Logic Interchange
Format for multi-valued network ) format with the help of
VIS / Vl2mv tool of Berkeley. In this paper, we optimize on
a number of standard industrial benchmark circuit by
MVSIS and ABC tool.
VLSI Projects for M. Tech, VLSI Projects in Vijayanagar, VLSI Projects in Bangalore, M. Tech Projects in Vijayanagar, M. Tech Projects in Bangalore, VLSI IEEE projects in Bangalore, IEEE 2015 VLSI Projects, FPGA and Xilinx Projects, FPGA and Xilinx Projects in Bangalore, FPGA and Xilinx Projects in Vijayangar
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...IJTET Journal
Abstract: In VLSI Technology, Carry Propagation Delay is the most important concern for the Adders. Adder is the most unavoidable component for the arithmetic performances. This paper is Modified Square Root-Carry Select Adder (SQRT-CSLA) design reduces the delay with 16 bit adder. Carry select adder have two units for Carry Generation (CG) and Carry Selection (CS). The modified SQRT-CSLA design can gives parallel path for carry propagation. So the overall adder delay has reduced. Modified design is obtained using Ripple Carry Adder (RCA) with Boolean Excess-1 Converter (BEC). BEC produces an output i.e., is an excess one result for given input bits. Then input bits and BEC output is given to multiplexer for carry selection. Use of BEC instead of dual RCA gives efficient carry propagation delay and it consumes the lower power and overall gates using in design is reduced with compared to carry select adder with dual RCA. The final sum is calculated using final sum generation.
Implementation of Area Effective Carry Select AddersKumar Goud
Abstract: In the design of Integrated circuit area occupancy plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is a fast adder used in data processing processors for performing fast arithmetic functions. From the structure of the CSLA, the scope is reducing the area of CSLA based on the efficient gate-level modification. In this paper 16 bit, 32 bit, 64 bit and 128 bit Regular Linear CSLA, Modified Linear CSLA, Regular Square-root CSLA (SQRT CSLA) and Modified SQRT CSLA architectures have been developed and compared. However, the Regular CSLA is still area-consuming due to the dual Ripple-Carry Adder (RCA) structure. For reducing area, the CSLA can be implemented by using a single RCA and an add-one circuit instead of using dual RCA. Comparing the Regular Linear CSLA with Regular SQRT CSLA, the Regular SQRT CSLA has reduced area as well as comparing the Modified Linear CSLA with Modified SQRT CSLA; the Modified SQRT CSLA has reduced area. The results and analysis show that the Modified Linear CSLA and Modified SQRT CSLA provide better outcomes than the Regular Linear CSLA and Regular SQRT CSLA respectively. This project was aimed for implementing high performance optimized FPGA architecture. Modelsim 10.0c is used for simulating the CSLA and synthesized using Xilinx PlanAhead13.4. Then the implementation is done in Virtex5 FPGA Kit.
Keywords: Field Programmable Gate Array (FPGA), efficient, Carry Select Adder (CSLA), Square-root CSLA (SQRTCSLA).
A comparative study of full adder using static cmos logic styleeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...IAEME Publication
CPUs in general-purpose personal computers, such as desktops and laptops, dissipate significantly more power in the order of few watts because of their higher complexity and speed. ALU is a fundamental building block of CPU. It does all process related to arithmetic and logic operations. As the operations become more complex, the ALU become more complex, more expensive, takes up more space in the CPU and contributes more power dissipation within the CPU. Hence power consumption of ALU is a major issue in the designing of CPU.
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
A single-phase, three-level, single-stage power-factor corrected AC/DC converter operated under closed
loop manner is presented. That operates with a single controller to regulate the output voltage and the input
inductor act as a boost inductor to have a single stage power factor correction with good output response. The
paper deals with a new single stage three level ac-dc converter which performs both power factor correction
and voltage regulation in a single stage. The proposed converter has two separate controllers, one for power
factor correction and the other for regulating the output voltage. A comprehensive review of the existing single
stage topologies has been carried out. Then the operating principle, control scheme and the design of the new
converter are presented. The proposed converter is having an input power factor close to unity and better
voltage regulation compared to the conventional ac-dc converter topologies. Proposed topology is evaluated
through Matlab/Simulink platform and simulation results are conferred.
This paper presents a recursive designing approach for high energy efficient carry select adder (CSA). Nowadays, the portable equipment’s like mobile phones and laptops have higher demands in the market. So, the designers must focus greater attention while designing such devices. Which means that have the devices must have lesser power consumption, low cost and have a better performance. The customers mainly focus on the equipment’s which have lesser power consumption, low cost and better performance. As we all know that the adders are the basic building block of microprocessors. The performance of the adders greatly influences the performance of those processors. The carry select adder is most suitable among other adders which have fast addition operation at low cost. The carry select adder (CSA) consists of chain full adders (FAs) and multiplexers. Here a carry select adder is designed with four FAs and four multiplexers. The proposed structure is assessed by the power consumption of the carry select adder using a 32-nm static CMOS technology for a wide range of supply voltages. The simulation results are obtained using Tanner EDA which reveals that the carry select adder has low power consumption.
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...IJERA Editor
Addition is one of the common and widely used fundamental arithmetic operation in many VLSI systems. The critical elements in general purpose and digital-signal processing processors are High performance VLSI integer adders as they are employed in the design of Arithmetic-Logic Units, in floating-point arithmetic data paths and in address generation units. The performance parameters for any adder are area, speed and delay. By using Square Root Carry Select Adder (SQRT CSLA), speed can be achieved. In designing new architecture, the Tradeoff between those parameters plays the major role. We can reduce area by using Zero Finding Logic (ZFC) technique, from the structure of SQRT CSLA. By using the Modified architecture we can reduce area. We can implement Booth multiplier by using the CSLA and SQRT CSLA with Zero finding logic. Implementation of Booth multiplier by using CSLA and SQRT CSLA with Zero finding logic is proposed for better speed applications and efficient area applications.
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
Providing resistance against side channel attacks especially differential power analysis (DPA) attacks,
which aim at disclosing the secret key of cryptographic algorithm is one of the biggest challenges of
designers of cryptographic devices. In this paper design of novel data flip-flop compatible with three-phase
dual-rail logic (TDPL), called Charge recycling TDPL flip-flop is investigated. The new flip-flop uses
inverters that uses the charge recycling technique where charge stored on high output node during
evaluation phase is used to partially charge the low output node in subsequent pre-charge phases. As a
result less charge comes from the power supply thus lowering the power consumption. Simulation results in
Cadence Virtuoso 45 nm CMOS process show improvement in power consumption in inverter up to 60%
while CRTDPL flip-flop consumes around 50% less power compared to TDPL flip-flop.
VLSI Projects for M. Tech, VLSI Projects in Vijayanagar, VLSI Projects in Bangalore, M. Tech Projects in Vijayanagar, M. Tech Projects in Bangalore, VLSI IEEE projects in Bangalore, IEEE 2015 VLSI Projects, FPGA and Xilinx Projects, FPGA and Xilinx Projects in Bangalore, FPGA and Xilinx Projects in Vijayangar
Area Delay Power Efficient and Implementation of Modified Square-Root Carry S...IJTET Journal
Abstract: In VLSI Technology, Carry Propagation Delay is the most important concern for the Adders. Adder is the most unavoidable component for the arithmetic performances. This paper is Modified Square Root-Carry Select Adder (SQRT-CSLA) design reduces the delay with 16 bit adder. Carry select adder have two units for Carry Generation (CG) and Carry Selection (CS). The modified SQRT-CSLA design can gives parallel path for carry propagation. So the overall adder delay has reduced. Modified design is obtained using Ripple Carry Adder (RCA) with Boolean Excess-1 Converter (BEC). BEC produces an output i.e., is an excess one result for given input bits. Then input bits and BEC output is given to multiplexer for carry selection. Use of BEC instead of dual RCA gives efficient carry propagation delay and it consumes the lower power and overall gates using in design is reduced with compared to carry select adder with dual RCA. The final sum is calculated using final sum generation.
Implementation of Area Effective Carry Select AddersKumar Goud
Abstract: In the design of Integrated circuit area occupancy plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is a fast adder used in data processing processors for performing fast arithmetic functions. From the structure of the CSLA, the scope is reducing the area of CSLA based on the efficient gate-level modification. In this paper 16 bit, 32 bit, 64 bit and 128 bit Regular Linear CSLA, Modified Linear CSLA, Regular Square-root CSLA (SQRT CSLA) and Modified SQRT CSLA architectures have been developed and compared. However, the Regular CSLA is still area-consuming due to the dual Ripple-Carry Adder (RCA) structure. For reducing area, the CSLA can be implemented by using a single RCA and an add-one circuit instead of using dual RCA. Comparing the Regular Linear CSLA with Regular SQRT CSLA, the Regular SQRT CSLA has reduced area as well as comparing the Modified Linear CSLA with Modified SQRT CSLA; the Modified SQRT CSLA has reduced area. The results and analysis show that the Modified Linear CSLA and Modified SQRT CSLA provide better outcomes than the Regular Linear CSLA and Regular SQRT CSLA respectively. This project was aimed for implementing high performance optimized FPGA architecture. Modelsim 10.0c is used for simulating the CSLA and synthesized using Xilinx PlanAhead13.4. Then the implementation is done in Virtex5 FPGA Kit.
Keywords: Field Programmable Gate Array (FPGA), efficient, Carry Select Adder (CSLA), Square-root CSLA (SQRTCSLA).
A comparative study of full adder using static cmos logic styleeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
International Journal of Engineering Research and DevelopmentIJERD Editor
Electrical, Electronics and Computer Engineering,
Information Engineering and Technology,
Mechanical, Industrial and Manufacturing Engineering,
Automation and Mechatronics Engineering,
Material and Chemical Engineering,
Civil and Architecture Engineering,
Biotechnology and Bio Engineering,
Environmental Engineering,
Petroleum and Mining Engineering,
Marine and Agriculture engineering,
Aerospace Engineering.
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...IAEME Publication
CPUs in general-purpose personal computers, such as desktops and laptops, dissipate significantly more power in the order of few watts because of their higher complexity and speed. ALU is a fundamental building block of CPU. It does all process related to arithmetic and logic operations. As the operations become more complex, the ALU become more complex, more expensive, takes up more space in the CPU and contributes more power dissipation within the CPU. Hence power consumption of ALU is a major issue in the designing of CPU.
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
A single-phase, three-level, single-stage power-factor corrected AC/DC converter operated under closed
loop manner is presented. That operates with a single controller to regulate the output voltage and the input
inductor act as a boost inductor to have a single stage power factor correction with good output response. The
paper deals with a new single stage three level ac-dc converter which performs both power factor correction
and voltage regulation in a single stage. The proposed converter has two separate controllers, one for power
factor correction and the other for regulating the output voltage. A comprehensive review of the existing single
stage topologies has been carried out. Then the operating principle, control scheme and the design of the new
converter are presented. The proposed converter is having an input power factor close to unity and better
voltage regulation compared to the conventional ac-dc converter topologies. Proposed topology is evaluated
through Matlab/Simulink platform and simulation results are conferred.
This paper presents a recursive designing approach for high energy efficient carry select adder (CSA). Nowadays, the portable equipment’s like mobile phones and laptops have higher demands in the market. So, the designers must focus greater attention while designing such devices. Which means that have the devices must have lesser power consumption, low cost and have a better performance. The customers mainly focus on the equipment’s which have lesser power consumption, low cost and better performance. As we all know that the adders are the basic building block of microprocessors. The performance of the adders greatly influences the performance of those processors. The carry select adder is most suitable among other adders which have fast addition operation at low cost. The carry select adder (CSA) consists of chain full adders (FAs) and multiplexers. Here a carry select adder is designed with four FAs and four multiplexers. The proposed structure is assessed by the power consumption of the carry select adder using a 32-nm static CMOS technology for a wide range of supply voltages. The simulation results are obtained using Tanner EDA which reveals that the carry select adder has low power consumption.
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...IJERA Editor
Addition is one of the common and widely used fundamental arithmetic operation in many VLSI systems. The critical elements in general purpose and digital-signal processing processors are High performance VLSI integer adders as they are employed in the design of Arithmetic-Logic Units, in floating-point arithmetic data paths and in address generation units. The performance parameters for any adder are area, speed and delay. By using Square Root Carry Select Adder (SQRT CSLA), speed can be achieved. In designing new architecture, the Tradeoff between those parameters plays the major role. We can reduce area by using Zero Finding Logic (ZFC) technique, from the structure of SQRT CSLA. By using the Modified architecture we can reduce area. We can implement Booth multiplier by using the CSLA and SQRT CSLA with Zero finding logic. Implementation of Booth multiplier by using CSLA and SQRT CSLA with Zero finding logic is proposed for better speed applications and efficient area applications.
A charge recycling three phase dual rail pre charge logic based flip-flopVLSICS Design
Providing resistance against side channel attacks especially differential power analysis (DPA) attacks,
which aim at disclosing the secret key of cryptographic algorithm is one of the biggest challenges of
designers of cryptographic devices. In this paper design of novel data flip-flop compatible with three-phase
dual-rail logic (TDPL), called Charge recycling TDPL flip-flop is investigated. The new flip-flop uses
inverters that uses the charge recycling technique where charge stored on high output node during
evaluation phase is used to partially charge the low output node in subsequent pre-charge phases. As a
result less charge comes from the power supply thus lowering the power consumption. Simulation results in
Cadence Virtuoso 45 nm CMOS process show improvement in power consumption in inverter up to 60%
while CRTDPL flip-flop consumes around 50% less power compared to TDPL flip-flop.
Power conditioning circuits are required for the fuel cell systems due to its nature in energetic state. This paper proposed the small signal average modelling of a duel active bridge (DAB) DC-DC converter with LC filter, to generate the single phase AC power by using the H1000 fuel cell system. The controller is designed for the stable operation of the system. Implemented the controller, which gives the constant output voltage to DC-bus from the DAB DC-DC converter, this DC-bus voltage fed to the inverter, which inverts the DC-bus voltage to single Phase AC power with the LC-filter. The proposed system simulated in the MATLAB/Simulink.
Design and Analysis of New Modified Feedthrough Logic (MFTL) Circuits Using C...IJERA Editor
It is a challenging task for a VLSI design engineer to develop low power VLSI circuits, without sacrificing its performance. Feedthrough Logic (FTL) is a new technology which could be considered better than the existing technologies for improving circuit efficiency. Modified Feedthrough Logic (MFTL), offers a better power factor than the FTL logic structures, and also shows an improvement in the speed factor. But the scenario again changes when the design extends to nano scales of device dimension, where many factors which were neglected otherwise need to be given more importance. To avoid or minimize problems like hot carrier effects, electro migration, drain induced barrier lowering and other issues that becomes prominent in nano scale MOSFET‟s, Carbon Nanotube Field Effect Transistor (CNTFET) is considered to be a promising candidate in future integrated circuits. Hence this work extends the advantages of MFTL logic into nano level by incorporating CNTFETs in place of MOSFETs. The modifications have been implemented using CNTFETs of 16nm technology from HSPICE library on a 10 chain inverter stage, an 8 bit RCA and a Vedic multiplier and performance factors like PDP and ADP are compared to that of the conventional MOSFET circuits.
Fuzzy Logic Controller Based Single Buck Boost Converter for Solar PV CellIJAPEJOURNAL
This paper deals with solar power production controlled by Fuzzy Logic Controller (FLC) and Single Input Buck-Boost (SIBB) converter. Since the solar energy is continuously varying, according to the irradiation the FLC generates control pulses to switch on the MOSFET device. To analyze the real time feasibility of this method, the system is simulated by using MATLAB/Simulink 2010a. A simulation model of the system is developed with solar Photovoltaic (PV) cell, FLC and SIBB in contradiction of the real world conditions. The results are presented and discussed in this paper.
Asymmetrical Nine-level Inverter Topology with Reduce Power Semicondutor DevicesTELKOMNIKA JOURNAL
In this paper a new single-phase multilevel inverter topology is presented. Proposed topology is
capable of producing nine-level output voltage with reduce device counts. It can be achieved by arranging
available switches and dc sources in a fashion such that the maximum combination of addition and
subtraction of the input dc sources can be obtained. To verify the viability of the proposed topology, the
circuit model is developed and simulated in Matlab-Simulink software. Experimental testing results of the
proposed nine-level inverter topology, developed in the laboratory, are presented. A low frequency
switching strategy is employed in this work. The results show that the proposed topology is capable to
produce a nine-level output voltage, capable in handling inductive load and yields acceptable harmonic
distortion content.
Closed Loop Analysis of Bridgeless SEPIC Converter for Drive ApplicationIJPEDS-IAES
In this paper closed loop analysis of Single phase AC-DC Bridgeless Single
Ended Primary Inductance Converter (SEPIC) for Power Factor Correction
(PFC) rectifier is analyzed. In this topology the absence of an input diode
bridge and the due to presence of two semiconductor switches in the current
flowing path during each switching cycle which will results in lesser
conduction losses and improved thermal management compared to the
conventional converters. In this paper the operational principles, Frequency
analysis, and design equations of the proposed converter are described in
detail. Performance of the proposed SEPIC PFC rectifier is carried out using
Matlab Simulink software and results are presented.
This paper presents a comprehensive and systematic approach in developing a new switching look-up table for direct power control (DPC) strategy applied to the three-phase grid connected three-level neutral-point clamped (3L-NPC) pulse width modulated (PWM) rectifier. The term of PWM rectifier used in this paper is also known as AC-DC converter. The approach provides detailed information regarding the effects of each multilevel converter space vector to the distribution of input active and reactive power in the converter system. Thus, the most optimal converter space vectors are able to be selected by the switching look-up table, allowing smooth control of the active and reactive powers for each sector. In addition, the proposed DPC utilizes an NPC capacitor balanced strategy to enhance the performance of front-end AC-DC converter during load and supply voltage disturbances. The steady state as well as the dynamic performances of the proposed DPC are presented and analyzed by using MATLAB/Simulink software. The results show that the AC-DC converter utilizing the new look-up table is able to produce almost sinusoidal line currents with lower current total harmonic distortion, unity power factor operation, adjustable DC-link output voltage and good dynamic response during load disturbance.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Nonlinear control for an optimized grid connection system of renewable energy...journalBEEI
This paper proposes an integral backstepping based nonlinear control strategy for a grid connected wind-photovoltaic hybrid system. The proposed control strategy aims at extracting the maximum power available while respecting the grid connection standards. The proposed system has a reduced number of power electronic converters, thereby ensuring lower costs and reduced energy losses, which improves the profitability and efficiency of the hybrid system. The effectiveness of the proposed topology and control methodology is validated using the MATLAB/Simulink software environment. The satisfactory results achieved under various atmospheric conditions and in different operating modes of the hybrid system, confirm the high efficiency of the proposed control strategy.
Simulation of MPPT Algorithm Based Hybrid Wind-Solar-Fuel Cell Energy SystemIJMER
This paper presents a new system configuration of the front-end rectifier stage for a hybrid
wind/photovoltaic energy system. This configuration allows the two sources to supply the load
separately or simultaneously depending on the availability of the energy sources. The inherent nature of
this Cuk-SEPIC fused converter, additional input filters are not necessary to filter out high frequency
harmonics. Harmonic content is detrimental for the generator lifespan, heating issues, and efficiency.
The fused multiinput rectifier stage also allows Maximum Power Point Tracking (MPPT) to be used to
extract maximum power from the wind and sun when it is available. An adaptive MPPT algorithm will
be used for the wind system and a standard perturb and observe method will be used for the PV system.
Operational analysis of the proposed system will be discussed in this paper. Simulation results are given
to highlight the merits of the proposed circuit.
Harnessing WebAssembly for Real-time Stateless Streaming PipelinesChristina Lin
Traditionally, dealing with real-time data pipelines has involved significant overhead, even for straightforward tasks like data transformation or masking. However, in this talk, we’ll venture into the dynamic realm of WebAssembly (WASM) and discover how it can revolutionize the creation of stateless streaming pipelines within a Kafka (Redpanda) broker. These pipelines are adept at managing low-latency, high-data-volume scenarios.
6th International Conference on Machine Learning & Applications (CMLA 2024)ClaraZara1
6th International Conference on Machine Learning & Applications (CMLA 2024) will provide an excellent international forum for sharing knowledge and results in theory, methodology and applications of on Machine Learning & Applications.
We have compiled the most important slides from each speaker's presentation. This year’s compilation, available for free, captures the key insights and contributions shared during the DfMAy 2024 conference.
Water billing management system project report.pdfKamal Acharya
Our project entitled “Water Billing Management System” aims is to generate Water bill with all the charges and penalty. Manual system that is employed is extremely laborious and quite inadequate. It only makes the process more difficult and hard.
The aim of our project is to develop a system that is meant to partially computerize the work performed in the Water Board like generating monthly Water bill, record of consuming unit of water, store record of the customer and previous unpaid record.
We used HTML/PHP as front end and MYSQL as back end for developing our project. HTML is primarily a visual design environment. We can create a android application by designing the form and that make up the user interface. Adding android application code to the form and the objects such as buttons and text boxes on them and adding any required support code in additional modular.
MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software. It is a stable ,reliable and the powerful solution with the advanced features and advantages which are as follows: Data Security.MySQL is free open source database that facilitates the effective management of the databases by connecting them to the software.
An Approach to Detecting Writing Styles Based on Clustering Techniquesambekarshweta25
An Approach to Detecting Writing Styles Based on Clustering Techniques
Authors:
-Devkinandan Jagtap
-Shweta Ambekar
-Harshit Singh
-Nakul Sharma (Assistant Professor)
Institution:
VIIT Pune, India
Abstract:
This paper proposes a system to differentiate between human-generated and AI-generated texts using stylometric analysis. The system analyzes text files and classifies writing styles by employing various clustering algorithms, such as k-means, k-means++, hierarchical, and DBSCAN. The effectiveness of these algorithms is measured using silhouette scores. The system successfully identifies distinct writing styles within documents, demonstrating its potential for plagiarism detection.
Introduction:
Stylometry, the study of linguistic and structural features in texts, is used for tasks like plagiarism detection, genre separation, and author verification. This paper leverages stylometric analysis to identify different writing styles and improve plagiarism detection methods.
Methodology:
The system includes data collection, preprocessing, feature extraction, dimensional reduction, machine learning models for clustering, and performance comparison using silhouette scores. Feature extraction focuses on lexical features, vocabulary richness, and readability scores. The study uses a small dataset of texts from various authors and employs algorithms like k-means, k-means++, hierarchical clustering, and DBSCAN for clustering.
Results:
Experiments show that the system effectively identifies writing styles, with silhouette scores indicating reasonable to strong clustering when k=2. As the number of clusters increases, the silhouette scores decrease, indicating a drop in accuracy. K-means and k-means++ perform similarly, while hierarchical clustering is less optimized.
Conclusion and Future Work:
The system works well for distinguishing writing styles with two clusters but becomes less accurate as the number of clusters increases. Future research could focus on adding more parameters and optimizing the methodology to improve accuracy with higher cluster values. This system can enhance existing plagiarism detection tools, especially in academic settings.
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Dr.Costas Sachpazis
Terzaghi's soil bearing capacity theory, developed by Karl Terzaghi, is a fundamental principle in geotechnical engineering used to determine the bearing capacity of shallow foundations. This theory provides a method to calculate the ultimate bearing capacity of soil, which is the maximum load per unit area that the soil can support without undergoing shear failure. The Calculation HTML Code included.
Online aptitude test management system project report.pdfKamal Acharya
The purpose of on-line aptitude test system is to take online test in an efficient manner and no time wasting for checking the paper. The main objective of on-line aptitude test system is to efficiently evaluate the candidate thoroughly through a fully automated system that not only saves lot of time but also gives fast results. For students they give papers according to their convenience and time and there is no need of using extra thing like paper, pen etc. This can be used in educational institutions as well as in corporate world. Can be used anywhere any time as it is a web based application (user Location doesn’t matter). No restriction that examiner has to be present when the candidate takes the test.
Every time when lecturers/professors need to conduct examinations they have to sit down think about the questions and then create a whole new set of questions for each and every exam. In some cases the professor may want to give an open book online exam that is the student can take the exam any time anywhere, but the student might have to answer the questions in a limited time period. The professor may want to change the sequence of questions for every student. The problem that a student has is whenever a date for the exam is declared the student has to take it and there is no way he can take it at some other time. This project will create an interface for the examiner to create and store questions in a repository. It will also create an interface for the student to take examinations at his convenience and the questions and/or exams may be timed. Thereby creating an application which can be used by examiners and examinee’s simultaneously.
Examination System is very useful for Teachers/Professors. As in the teaching profession, you are responsible for writing question papers. In the conventional method, you write the question paper on paper, keep question papers separate from answers and all this information you have to keep in a locker to avoid unauthorized access. Using the Examination System you can create a question paper and everything will be written to a single exam file in encrypted format. You can set the General and Administrator password to avoid unauthorized access to your question paper. Every time you start the examination, the program shuffles all the questions and selects them randomly from the database, which reduces the chances of memorizing the questions.
Understanding Inductive Bias in Machine LearningSUTEJAS
This presentation explores the concept of inductive bias in machine learning. It explains how algorithms come with built-in assumptions and preferences that guide the learning process. You'll learn about the different types of inductive bias and how they can impact the performance and generalizability of machine learning models.
The presentation also covers the positive and negative aspects of inductive bias, along with strategies for mitigating potential drawbacks. We'll explore examples of how bias manifests in algorithms like neural networks and decision trees.
By understanding inductive bias, you can gain valuable insights into how machine learning models work and make informed decisions when building and deploying them.
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...ssuser7dcef0
Power plants release a large amount of water vapor into the
atmosphere through the stack. The flue gas can be a potential
source for obtaining much needed cooling water for a power
plant. If a power plant could recover and reuse a portion of this
moisture, it could reduce its total cooling water intake
requirement. One of the most practical way to recover water
from flue gas is to use a condensing heat exchanger. The power
plant could also recover latent heat due to condensation as well
as sensible heat due to lowering the flue gas exit temperature.
Additionally, harmful acids released from the stack can be
reduced in a condensing heat exchanger by acid condensation. reduced in a condensing heat exchanger by acid condensation.
Condensation of vapors in flue gas is a complicated
phenomenon since heat and mass transfer of water vapor and
various acids simultaneously occur in the presence of noncondensable
gases such as nitrogen and oxygen. Design of a
condenser depends on the knowledge and understanding of the
heat and mass transfer processes. A computer program for
numerical simulations of water (H2O) and sulfuric acid (H2SO4)
condensation in a flue gas condensing heat exchanger was
developed using MATLAB. Governing equations based on
mass and energy balances for the system were derived to
predict variables such as flue gas exit temperature, cooling
water outlet temperature, mole fraction and condensation rates
of water and sulfuric acid vapors. The equations were solved
using an iterative solution technique with calculations of heat
and mass transfer coefficients and physical properties.
Closed loop Control of grid Integrated High Frequency Linked Active Bridge Converter for multiple PV modules interfacing
1. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Closed Loop Control of Grid Integrated High Frequency
Linked Active Bridge Converter for multiple PV module
interfacing
Perwez Alam
Supervised by: Mrs Anindita Jamatia
Assistant Professor
Department of Electrical Engineering
National Institute of Technology
Agartala
March 13, 2021
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 1 / 45
3. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Overview
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 3 / 45
4. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Overview
Figure: Electricity demand increase with population
Figure: PV-grid integration
The demand for electricity is rising in the country with the increase in population.
Supplying adequate electricity to the people is a big challenge
Power coming out from renewable source (Solar energy) can not directly fed to the
convention grid.
Dual Active Bridge based converter topologies are the converter which become
the bridge for different voltage level.
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 4 / 45
5. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Background
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 5 / 45
6. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Topologies & its limitations for multiple PV interfacing
Central and string inverter
To provide galvanic isolation, a big LF transformer is used
Cascaded H- bridge Multi-Level inverter
ground leakage current flow through the modules’ parasitic capacitances.
Lack of isolation between PV modules and grid
Inter module current flow due to galvanic connection between the full-bridge cells
module-integrated micro inverters
dedicated micro inverter for each PV module can make it a more expensive
solution
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 6 / 45
7. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Topology
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 7 / 45
8. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
DAB Based PV-Grid integration
Figure: DAB based PV-grid integration
Types of converter used
One boost converter
A Dual Active Bridge Converter
Grid connected inverter
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 8 / 45
9. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Harmonic Modeling of DAB Converter
The harmonic switching function for square
wave can be represented by equation (1):
Sk (t) =
1
2
+
2
π
∞
X
n=0
sin([2n + 1]{ωs(t) − φk })
[2n + 1]
(1)
where, k = 1,2,3.. and φ is the phase shift
angle.
S11(t) =
1
2
+
2
π
∞
X
n=0
sin([2n + 1]{ωs(t) + φ})
[2n + 1]
(2)
S12(t) =
1
2
+
2
π
∞
X
n=0
sin([2n + 1]{ωs(t) + φ − π})
[2n + 1]
(3)
S21(t) =
1
2
+
2
π
∞
X
n=0
sin([2n + 1]{ωs(t)})
[2n + 1]
(4)
S22(t) =
1
2
+
2
π
∞
X
n=0
sin([2n + 1]{ωs(t) − π})
[2n + 1]
(5)
Figure: Basic Circuit diagram of DAB
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 9 / 45
10. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion & Future Scope Bibliography
Harmonic Modeling of DAB Converter
Figure: Basic Circuit diagram of DAB
Vpri (t) = VC2
(t)
S11(t) − S12(t)
(6)
Vsec(t) = nVC2
(t)
S11(t) − S12(t)
(7)
VCD(t) = Vdc−bus(t)
S21(t) − S22(t)
(8)
By applying KVL in figure 5, equation can be written in loop as:
RLiL(t) + L
diL(t)
dt
= nVC2
(t)
S11(t) − S12(t)
− Vdc−bus(t)
S21(t) − S22(t)
(9)
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 10 / 45
11. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Harmonic Modeling of DAB Converter
iL(t) =
4
π
∞
X
n=0
1
[2n + 1]
(
nVC2
| z[n] |
sin([2n + 1]ωs(t) + φ − φz [n])
−
Vdc−bus
| z[n] |
sin([2n + 1]ωs(t) − φz [n])
)
(10)
where, | z[n] |=
p
([2n + 1]ωsL2 + ([2n + 1]ωsL)2 and φz [n] = tan−1
[2n+1]ωsL
RL
i.e.
the magnitude and angle of the AC impedance between the bridges for each harmonic
frequency of interest.
By transformer turn ratio Ip(t) can be written as:
Ip(t) = niL(t) (11)
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 11 / 45
12. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Harmonic Modeling of DAB Converter
Current through capacitor C2 can be written by applying KCL at input node.
iC2
(t) = ib1(t) − iHB1(t)
C2
dVC2
(t)
dt
= iC2
(t) (12)
= ib1(t) −
niL(t){S11(t) − S12(t)}
= ib1(t) −
4
π
N
X
n=0
1
[2n + 1]
(
n2VC2
| z[n] |
sin([2n + 1]ωs(t) + φ − φz [n])
−
nVdc−bus
| z[n] |
sin([2n + 1]ωs(t) − φz [n])
)
∗
(
4
π
N
X
n=0
1
[2n + 1]
sin{[2n + 1]ωs(t) + φ}
)
(13)
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 12 / 45
13. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Harmonic Modeling of DAB Converter
= ib1(t) −
8
π2
N
X
n=0
1
[2n + 1]2
n2VC2
| z[n] |
cos{φz [n]}
−
8
π2
N
X
n=0
1
[2n + 1]2
nVdc−bus
| z[n] |
cos{[2n + 1]φ + φz [n]}
)
(14)
d4VC2
(t)
dt
= A4VC2
+ B4φ + C4ib1 (15)
A = −
8
C2π2
N
X
n=0
1
[2n + 1]2
n2
| z[n] |
cos{φz [n]}
(16a)
B = −
8
C2π2
N
X
n=0
1
[2n + 1]
nVdc−bus
| z[n] |
sin{[2n + 1]φo + φz [n]}
(16b)
C =
1
C2
(16c)
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 13 / 45
14. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Harmonic Modeling of DAB Converter
To develop the plant transfer function, laplace transform of the above equation (15) has
been carried out. Transfer function for the proposed converter
VC2
(s)
4φ(s)
can be written
while keeping the 4ib1 zero as (17b):
VC2
(s)
4φ(s)
=
B
S − A
(17a)
G(s) =
BTp
1 + STp
(17b)
where Tp is equal to −1
A
.
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 14 / 45
15. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Control Scheme
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 15 / 45
16. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Control scheme
Control
Grid Side Inverter Control
DAB Converter Input Voltage Control
MPP Voltage Control by Boost Converter
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 16 / 45
17. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Grid Side Inverter Control
Grid Side Inverter Control
DC bus voltage control Inner loop Current control
Figure: Grid connected inverter
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 17 / 45
18. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DC bus voltage control
Main function
To regulate the
SPWM inverter DC
bus voltage and
generate the
reference of grid
injected current
To administer the
power exchange
between Dc bus and
grid Figure: Block diagram of PI controller for dc bis voltage control
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 18 / 45
19. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DC bus voltage control
Transfer functions
Hc(s) = Kp
1 +
KI
s
(18)
G1(s) =
G
1+sTd
1
Rf
1+sTs
1 + G
1+sTd
1
Rf
1+sTs
(19)
G2(s) = G1(s)
K
Cbuss
(20)
Figure: Block diagram of dc bus voltage controller
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 19 / 45
20. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Inner Loop current control
Transfer functions
Hc(s) = Kp
1 +
KI
s
(21)
Ginv (s) =
G
1 + sTd
(22)
G1(s) =
G
1+sTd
1
Rf
1+sTs
1 + G
1+sTd
1
Rf
1+sTs
(23)
G1(s)Hc(s) = G1(s)Kp
1+
KI
s
(24)
Figure: Block diagram of inner current loop controller
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 20 / 45
21. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DAB Converter Input Voltage Control
Figure: Phase shift angle control
Figure: block diagram of the VC2
voltage control
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 21 / 45
22. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
MPP Voltage Control by Boost Converter
Equations
Hc(s) =
Kp 1 + s
ωz
s 1 + s
ωp
(25)
Gb(s)Hc(s) =
−1
sC1
Kp 1 + s
ωz
s 1 + s
ωp
(26)
Figure: Boost converter control loop
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 22 / 45
23. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DAB simulation Outputs
Figure: Simulation: PV output voltage and inductor current of boost converter
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 23 / 45
24. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DAB simulation Outputs
Figure: Simulation: DAB outputs results
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 24 / 45
25. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DAB simulation Outputs
Figure: Simulation: Input voltage control of DAB converter
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 25 / 45
26. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
DAB simulation Outputs
Figure: Simulation: Grid output voltage
Figure: Simulation: Grid output voltage
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 26 / 45
27. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Basic required features
Converter should have galvanic isolation
Independent MPPT for multiple PV module
interfacing
It should not allow flow of inter module
leakage current
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 27 / 45
28. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Circuit Configuration
Types of converter used
Two PV connected
boost converter
A High Frequency
Linked Active Bridge
Converter
A grid connected
SPWM inverter
Figure: Complete system
Advantages
Independent MPPT control for Two PV modules
Only (n+1) H-bridge converter is required for n PV modules
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 28 / 45
29. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Input Voltage Control Scheme
Figure: Phase shift angle control
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 29 / 45
30. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Simulation Results
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 30 / 45
31. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Simulation Results
Boost converter
specification
parameter value Unit
C1 C3 1000 µF
C1 C3 2000 µF
Fsb 10 KHz
Vpv1 30.7 V
VC2
40 V
Observation
Independent PV control
Boost converter input voltage
control
MPPT Control Figure: Simulation: PV output results
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 31 / 45
32. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Simulation Results
HFLAB converter
specification
parameter value Unit
L 200 µH
Cdc−bus 1800 µF
Fs 20 KHz
Vdc−bus 200 V
HFLAB Topology
Output waveforms of HFLAB
converter
Validates the HFLAB
Topology
Figure: Simulation: a) Vsec (t), b) VCD(t) c) VL(t) and d) IL(t)
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 32 / 45
33. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Simulation Results
Grid specification
parameter value Unit
Lf , Rf 15,
0.447
mH,
ohm
Vg 120 V
Fg 60 Hz
HFLAB Topology
Input DC voltage control
Impressive step response at
t=1.71 sec
Figure: Simulation: a) VC2
(t), b) VC4
(t) c) Vdc−bus(t) and d) IC2
(t)
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 33 / 45
34. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Simulation Results
Figure: Simulation: Grid dq-axis voltage Figure: Simulation: Decoupled dq-axis grid current
Inner loop current control
Impressive response of inner loop current control
Vector control in decoupled current mode
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 34 / 45
35. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Simulation Results
Figure: Simulation: a) Vdc−bus(t), b) Vgrid (t) and c)
Igrid (t)
Grid current injection
No effect of irradiance change on dc
bus controller
Unity power factor power transfer from
PV module to grid
Figure: Simulation: Harmonic spectrum of grid current
Grid current injection
only 1.45% THD is found in FFT
analysis
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 35 / 45
36. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
OPAL-RT Results
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 36 / 45
37. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
OPAL-RT Results
Figure: OPAL-RT: boost converter inductor current
Boost current
8 A average current from boost
(=IMPP )
Figure: OPAL-RT: a) Vsec (t) b) VCD(t) and c) iL(t)
HFLAB Topology
Output waveforms of HFLAB converter
Validates the HFLAB Topology
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 37 / 45
38. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
OPAL-RT Results
Figure: OPAL-RT: HFLAB Converter dc voltage
HFLAB Topology
Input Voltage control of HFLAB
converter
Validates the HFLAB Topology
Figure: OPAL-RT: a) grid voltage and b) current
HFLAB Topology
Output waveforms of grid current
Validates unit power factor
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 38 / 45
39. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Conclusion Future Scope
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 39 / 45
40. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Conclusion
For PV-grid integration, vector control scheme has been implemented for grid
connected converter.
The phase shift angle modulation control technique has been proposed for
controlling the HFLAB input voltages.
Slope compensation current control for boost converter along with perturb and
observe method (MPPT) has implemented.
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 40 / 45
41. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Future Scope
The proposed HFLAB converter has only implemented in MATLAB and OPAL-RT
simulator. Further, it can be implemented in hardware.
The dc bus voltage control implemented only by PI controller. Other type of
controller can be adopted for better and fast results.
For grid integration L-type filter is used. Further, a combination of inductor and
capacitor can be implemented for better output.
Perturb and observe algorithm has implemented for MPPT. The main problem with
P O is oscillation around the operating point. This can be resolve by other
MPPT algorithm.
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 41 / 45
42. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Bibliography
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 42 / 45
43. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Bibliography
1 S. Chakraborty and S. Chattopadhyay. A dual-active-bridge-based highfrequency
isolated inverter for interfacing multiple pv modules with distributed mppt. In 2018
IEEE Applied Power Electronics Conference and Exposition (APEC), pages
3256–3263, March 2018.
2 Shiladri Chakraborty and Souvik Chattopadhyay. A dual-active-bridge-based
high-frequency isolated inverter for interfacing multiple pv modules with distributed
mppt. In 2018 IEEE Applied Power Electronics Conference and Exposition
(APEC), pages 3256–3263. IEEE, 2018.
3 Aditi Chatterjee and Kanungo Barada Mohanty. Current control strategies for
single phase grid integrated inverters for photovoltaic applications-a review.
volume 92, pages 554–569, 2018.
4 K. Suryanarayana I. J. Prasuna, M. S. Kavya and B. R. Shrinivasa Rao. Digital
peak current mode control of boost converter. pages 1–6, 2014.
5 R. Ghosh J. Prasad, T. Bhavsar and G. Narayanan. Vector control of threephase
ac/dc front-end converter. volume 33, pages 591–613, 2008.
6 S. Kouro, J. I. Leon, D. Vinnikov, and L. G. Franquelo. Grid-connected photovoltaic
systems: An overview of recent research and emerging pv converter technology.
IEEE Industrial Electronics Magazine, 9(1):47–61, March 2015.
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 43 / 45
44. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
Bibliography
7 D. Segaran, B. P. McGrath, and D. G. Holmes. Adaptive dynamic control of a
bi-directional dc-dc converter. In 2010 IEEE Energy Conversion Congress and
Exposition, pages 1442–1449, Sep. 2010.
8 D Segaran, DG Holmes, and BP McGrath. Comparative analysis of singleand
three-phase dual active bridge bidirectional dc-dc converters. Australian Journal
of Electrical and Electronics Engineering, 6(3):329–337, 2009.
9 Yushan Li, Kevin R Vannorsdel, Art J Zirger, Mark Norris, and Dragan Maksimovic.
Current mode control for boost converters with constant power loads. IEEE
Transactions on Circuits and Systems I: Regular Papers, 59(1):198–206, 2012.
10 Allan Taylor, Guanliang Liu, Hua Bai, Alan Brown, Philip Mike Johnson, and Matt
McAmmond. Multiple-phase-shift control for a dual active bridge to secure
zero-voltage switching and enhance light-load performance. IEEE Transactions on
Power Electronics, 33(6):4584–4588, 2018.
11 Bailu Xiao, Lijun Hang, Jun Mei, Cameron Riley, Leon M Tolbert, and Burak
Ozpineci. Modular cascaded h-bridge multilevel pv inverter with distributed mppt
for grid-connected applications. IEEE Transactions on Industry Applications,
51(2):1722–1731, 2015.
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 44 / 45
45. Overview Background Topology Control Scheme Simulation Results OPAL-RT Results Conclusion Future Scope Bibliography
THANK YOU
Perwez Alam NITA HFLAB Converter Topology March 13, 2021 45 / 45