This document discusses the design and performance analysis of an IIR digital band-stop filter using the Modified Analog-to-Digital Mapping technique. It first describes how an analog IIR band-stop filter can be designed using passive components like resistors and capacitors. It then explains how the Modified Analog-to-Digital Mapping algorithm can be used to determine the transfer function of the analog filter in the digital domain, allowing for the design of a digital filter. The performance of the digital filter can be modified by changing the values of the passive components in the original analog filter design. Tables are presented showing how the stopband frequency changes when the resistor and capacitor values are varied while maintaining the same filter order.
Design of Multiplier Less 32 Tap FIR Filter using VHDLIJMER
This Paper provide the principles of Distributed Arithmetic, and introduce it into the FIR
filters design, and then presents a 32-Tap FIR low-pass filter using Distributed Arithmetic, which save
considerable MAC blocks to decrease the circuit scale and pipeline structure is also used to increase the
system speed. The implementation of FIR filters on FPGA based on traditional method costs considerable
hardware resources, which goes against the decrease of circuit scale and the increase of system speed.
It is very well known that the FIR filter consists of Delay elements, Multipliers and Adders. Because of
usage of Multipliers in early design gives rise to 2 demerits that are:
(i) Increase in Area and
(ii) Increase in the Delay which ultimately results in low performance (Less speed).
So the Distributed Arithmetic for FIR Filter design and Implementation is provided in this work to solve
this problem. Distributed Arithmetic structure is used to increase the recourse usage and pipeline
structure is used to increase the system speed. Distributed Arithmetic can save considerable hardware
resources through using LUT to take the place of MAC units
Matlab Based Decimeter Design Analysis Wimax Appliacationiosrjce
A Digital down Converter (DDC), which is basically used to convert an intermediate frequency (IF)
signal to its baseband form, forms an integral part of wireless receivers. The major functional blocks of a DDC
constitute a mixer, Numerically Controlled Oscillator (NCO) and an FIR filter chain. In this paper, We can
comparison of two window and see the costs of all Window filters
In signal processing, a digital filter is a system that performs mathematical operations on a sampled, discrete-time signal to reduce or enhance certain aspects of that signal. This is in contrast to the other major type of electronic filter, the analog filter, which is an electronic circuit operating on continuous-time analog signals.
Design of Multiplier Less 32 Tap FIR Filter using VHDLIJMER
This Paper provide the principles of Distributed Arithmetic, and introduce it into the FIR
filters design, and then presents a 32-Tap FIR low-pass filter using Distributed Arithmetic, which save
considerable MAC blocks to decrease the circuit scale and pipeline structure is also used to increase the
system speed. The implementation of FIR filters on FPGA based on traditional method costs considerable
hardware resources, which goes against the decrease of circuit scale and the increase of system speed.
It is very well known that the FIR filter consists of Delay elements, Multipliers and Adders. Because of
usage of Multipliers in early design gives rise to 2 demerits that are:
(i) Increase in Area and
(ii) Increase in the Delay which ultimately results in low performance (Less speed).
So the Distributed Arithmetic for FIR Filter design and Implementation is provided in this work to solve
this problem. Distributed Arithmetic structure is used to increase the recourse usage and pipeline
structure is used to increase the system speed. Distributed Arithmetic can save considerable hardware
resources through using LUT to take the place of MAC units
Matlab Based Decimeter Design Analysis Wimax Appliacationiosrjce
A Digital down Converter (DDC), which is basically used to convert an intermediate frequency (IF)
signal to its baseband form, forms an integral part of wireless receivers. The major functional blocks of a DDC
constitute a mixer, Numerically Controlled Oscillator (NCO) and an FIR filter chain. In this paper, We can
comparison of two window and see the costs of all Window filters
In signal processing, a digital filter is a system that performs mathematical operations on a sampled, discrete-time signal to reduce or enhance certain aspects of that signal. This is in contrast to the other major type of electronic filter, the analog filter, which is an electronic circuit operating on continuous-time analog signals.
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...idescitation
A software radio receiver is one which is tuned to
receive a transmitted signal on multiple communication
standards through software rather than hardware. To
incorporate multi-standard radio communications an
intermediate frequency of high ranges is used. Such high
intermediate frequencies when sampled with Nyquist rate
gets oversampled due to the phenomenon of Band Pass
sampling depending on the radio communication standard.
Hence a digital down converter (DDC) capable of reducing
the sampling rate in accordance with the radio communication
standard is required. Cascaded Integrated Comb (CIC) filters
are used for large sample rate conversion factors. In this paper
an optimized architecture for DDC employing CORDIC in
the mixer stage and the reconfigurable decimation factors for
CIC filters has been implemented. Optimized implementation
of CIC filter for sample rate conversion of multi-standard
radio communications reduces the hardware resources by more
than twenty percent when compared with the non-optimized
architecture.
Design and Implementation of Digital Chebyshev Type II Filter using XSG for N...IJERA Editor
ASIC Chips and Digital Signal Processors are generally used for implementing digital filters. Now days the
advanced technologies lead to use of field programmable Gate Array (FPGA) for the implementation of Digital
Filters.The present paper deals with Design and Implementation of Digital IIR Chebyshev type II filter using
Xilinx System Generator. The Quantization and Overflow are main crucial parameters while designing the filter
on FPGA and that need to be consider for getting the stability of the filter. As compare to the conventional DSP
the speed of the system is increased by implementation on FPGA. Digital Chebyshev type II filter is initially
designed analytically for the desired Specifications and simulated using Simulink in Matlab environment. This
paper also proposes the method to implement Digital IIR Chebyshev type II Filter by using XSG platform. The
filter has shown good performance for noise removal in ECG
FPGA Implementation of Optimized CIC Filter for Sample Rate Conversion in Sof...idescitation
A software radio receiver is one which is tuned to
receive a transmitted signal on multiple communication
standards through software rather than hardware. To
incorporate multi-standard radio communications an
intermediate frequency of high ranges is used. Such high
intermediate frequencies when sampled with Nyquist rate
gets oversampled due to the phenomenon of Band Pass
sampling depending on the radio communication standard.
Hence a digital down converter (DDC) capable of reducing
the sampling rate in accordance with the radio communication
standard is required. Cascaded Integrated Comb (CIC) filters
are used for large sample rate conversion factors. In this paper
an optimized architecture for DDC employing CORDIC in
the mixer stage and the reconfigurable decimation factors for
CIC filters has been implemented. Optimized implementation
of CIC filter for sample rate conversion of multi-standard
radio communications reduces the hardware resources by more
than twenty percent when compared with the non-optimized
architecture.
Design and Implementation of Digital Chebyshev Type II Filter using XSG for N...IJERA Editor
ASIC Chips and Digital Signal Processors are generally used for implementing digital filters. Now days the
advanced technologies lead to use of field programmable Gate Array (FPGA) for the implementation of Digital
Filters.The present paper deals with Design and Implementation of Digital IIR Chebyshev type II filter using
Xilinx System Generator. The Quantization and Overflow are main crucial parameters while designing the filter
on FPGA and that need to be consider for getting the stability of the filter. As compare to the conventional DSP
the speed of the system is increased by implementation on FPGA. Digital Chebyshev type II filter is initially
designed analytically for the desired Specifications and simulated using Simulink in Matlab environment. This
paper also proposes the method to implement Digital IIR Chebyshev type II Filter by using XSG platform. The
filter has shown good performance for noise removal in ECG
Digital Implementation of Costas Loop with Carrier RecoveryIJERD Editor
Demodulator circuit is a basic building block of wireless communication. Digital implementation of
demodulator is attracting more attention for the significant advantages of digital systems than analog systems.
The carrier signal extraction is the main problem in synchronous demodulation in design of demodulator based
on Software Defined Radio. When transmitter or receiver in motion, it is difficult for demodulator to generate
carrier signal same in frequency and phase as transmitter carrier signal due to Doppler shift and Doppler rate.
Here the digital implementation of Costas loop for QPSK demodulation in continuous mode is discussed with
carrier recovery using phase locked loop.
Implementation and Performance Analysis of Kaiser and Hamming Window Techniqu...IJERA Editor
Considering the importance of real time filtering, a comparison was done between two prominent window
techniques known for digital filtering. A 16 tap digital band pass FIR filter is designed for each design technique
(Kaiser and Hamming) and implemented over FPGA. The Simulink model of the filter confirms the correctness
and other properties of the digital filter. Further a hardware descriptive code (VHDL) is generated for the
designed filter which then will be loaded on to the FPGA. The VHDL code is speed optimized. The VHDL code
is simulated and synthesized in Xilinx ISE. Further the performance analysis is done on FPGA to determine the
applicability of the filter.
Performance Analysis and Simulation of Decimator for Multirate ApplicationsIJEEE
In this paper, a decimator design has been presented for multirate digital signal processing. The decimator design has been analysed and simulated for performance comparison in terms of filter order and ripple factor. Direct form-I with decimation factor 2 have been used for performance and ripple analysis. The decimators have been designed & simulated using MATLAB. It can be observed from the simulated results that as we increase the filter order, ripple factor decreases, for the same filter structure. On the other hand, increasing filter order will increase its area and implementation cost.
Analysis of different FIR Filter Design Method in terms of Resource Utilizati...ijsrd.com
In this paper fully parallel FIR filters are designed with different design method on FPGA for resource utilization and response analysis. fully parallel band-pass FIR filters with same specification designed and simulated on ISE. The suggested implementations are synthesized with Xilinx ISE 14.2 version. Results show comparison of three different filter design methods in terms of resource utilization.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Multi band, multi mode digital rf receiver front end module for m-wimaxeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
Electrically small antennas: The art of miniaturizationEditor IJARCET
We are living in the technological era, were we preferred to have the portable devices rather than unmovable devices. We are isolating our self rom the wires and we are becoming the habitual of wireless world what makes the device portable? I guess physical dimensions (mechanical) of that particular device, but along with this the electrical dimension is of the device is also of great importance. Reducing the physical dimension of the antenna would result in the small antenna but not electrically small antenna. We have different definition for the electrically small antenna but the one which is most appropriate is, where k is the wave number and is equal to and a is the radius of the imaginary sphere circumscribing the maximum dimension of the antenna. As the present day electronic devices progress to diminish in size, technocrats have become increasingly concentrated on electrically small antenna (ESA) designs to reduce the size of the antenna in the overall electronics system. Researchers in many fields, including RF and Microwave, biomedical technology and national intelligence, can benefit from electrically small antennas as long as the performance of the designed ESA meets the system requirement.
JMeter webinar - integration with InfluxDB and GrafanaRTTS
Watch this recorded webinar about real-time monitoring of application performance. See how to integrate Apache JMeter, the open-source leader in performance testing, with InfluxDB, the open-source time-series database, and Grafana, the open-source analytics and visualization application.
In this webinar, we will review the benefits of leveraging InfluxDB and Grafana when executing load tests and demonstrate how these tools are used to visualize performance metrics.
Length: 30 minutes
Session Overview
-------------------------------------------
During this webinar, we will cover the following topics while demonstrating the integrations of JMeter, InfluxDB and Grafana:
- What out-of-the-box solutions are available for real-time monitoring JMeter tests?
- What are the benefits of integrating InfluxDB and Grafana into the load testing stack?
- Which features are provided by Grafana?
- Demonstration of InfluxDB and Grafana using a practice web application
To view the webinar recording, go to:
https://www.rttsweb.com/jmeter-integration-webinar
Essentials of Automations: Optimizing FME Workflows with ParametersSafe Software
Are you looking to streamline your workflows and boost your projects’ efficiency? Do you find yourself searching for ways to add flexibility and control over your FME workflows? If so, you’re in the right place.
Join us for an insightful dive into the world of FME parameters, a critical element in optimizing workflow efficiency. This webinar marks the beginning of our three-part “Essentials of Automation” series. This first webinar is designed to equip you with the knowledge and skills to utilize parameters effectively: enhancing the flexibility, maintainability, and user control of your FME projects.
Here’s what you’ll gain:
- Essentials of FME Parameters: Understand the pivotal role of parameters, including Reader/Writer, Transformer, User, and FME Flow categories. Discover how they are the key to unlocking automation and optimization within your workflows.
- Practical Applications in FME Form: Delve into key user parameter types including choice, connections, and file URLs. Allow users to control how a workflow runs, making your workflows more reusable. Learn to import values and deliver the best user experience for your workflows while enhancing accuracy.
- Optimization Strategies in FME Flow: Explore the creation and strategic deployment of parameters in FME Flow, including the use of deployment and geometry parameters, to maximize workflow efficiency.
- Pro Tips for Success: Gain insights on parameterizing connections and leveraging new features like Conditional Visibility for clarity and simplicity.
We’ll wrap up with a glimpse into future webinars, followed by a Q&A session to address your specific questions surrounding this topic.
Don’t miss this opportunity to elevate your FME expertise and drive your projects to new heights of efficiency.
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Tobias Schneck
As AI technology is pushing into IT I was wondering myself, as an “infrastructure container kubernetes guy”, how get this fancy AI technology get managed from an infrastructure operational view? Is it possible to apply our lovely cloud native principals as well? What benefit’s both technologies could bring to each other?
Let me take this questions and provide you a short journey through existing deployment models and use cases for AI software. On practical examples, we discuss what cloud/on-premise strategy we may need for applying it to our own infrastructure to get it to work from an enterprise perspective. I want to give an overview about infrastructure requirements and technologies, what could be beneficial or limiting your AI use cases in an enterprise environment. An interactive Demo will give you some insides, what approaches I got already working for real.
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Ramesh Iyer
In today's fast-changing business world, Companies that adapt and embrace new ideas often need help to keep up with the competition. However, fostering a culture of innovation takes much work. It takes vision, leadership and willingness to take risks in the right proportion. Sachin Dev Duggal, co-founder of Builder.ai, has perfected the art of this balance, creating a company culture where creativity and growth are nurtured at each stage.
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Jeffrey Haguewood
Sidekick Solutions uses Bonterra Impact Management (fka Social Solutions Apricot) and automation solutions to integrate data for business workflows.
We believe integration and automation are essential to user experience and the promise of efficient work through technology. Automation is the critical ingredient to realizing that full vision. We develop integration products and services for Bonterra Case Management software to support the deployment of automations for a variety of use cases.
This video focuses on the notifications, alerts, and approval requests using Slack for Bonterra Impact Management. The solutions covered in this webinar can also be deployed for Microsoft Teams.
Interested in deploying notification automations for Bonterra Impact Management? Contact us at sales@sidekicksolutionsllc.com to discuss next steps.
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
Neuro-symbolic is not enough, we need neuro-*semantic*Frank van Harmelen
Neuro-symbolic (NeSy) AI is on the rise. However, simply machine learning on just any symbolic structure is not sufficient to really harvest the gains of NeSy. These will only be gained when the symbolic structures have an actual semantics. I give an operational definition of semantics as “predictable inference”.
All of this illustrated with link prediction over knowledge graphs, but the argument is general.
GraphRAG is All You need? LLM & Knowledge GraphGuy Korland
Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs.
1. Unifying Large Language Models and Knowledge Graphs: A Roadmap.
https://arxiv.org/abs/2306.08302
2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs:
https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/
The Art of the Pitch: WordPress Relationships and SalesLaura Byrne
Clients don’t know what they don’t know. What web solutions are right for them? How does WordPress come into the picture? How do you make sure you understand scope and timeline? What do you do if sometime changes?
All these questions and more will be explored as we talk about matching clients’ needs with what your agency offers without pulling teeth or pulling your hair out. Practical tips, and strategies for successful relationship building that leads to closing the deal.
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...James Anderson
Effective Application Security in Software Delivery lifecycle using Deployment Firewall and DBOM
The modern software delivery process (or the CI/CD process) includes many tools, distributed teams, open-source code, and cloud platforms. Constant focus on speed to release software to market, along with the traditional slow and manual security checks has caused gaps in continuous security as an important piece in the software supply chain. Today organizations feel more susceptible to external and internal cyber threats due to the vast attack surface in their applications supply chain and the lack of end-to-end governance and risk management.
The software team must secure its software delivery process to avoid vulnerability and security breaches. This needs to be achieved with existing tool chains and without extensive rework of the delivery processes. This talk will present strategies and techniques for providing visibility into the true risk of the existing vulnerabilities, preventing the introduction of security issues in the software, resolving vulnerabilities in production environments quickly, and capturing the deployment bill of materials (DBOM).
Speakers:
Bob Boule
Robert Boule is a technology enthusiast with PASSION for technology and making things work along with a knack for helping others understand how things work. He comes with around 20 years of solution engineering experience in application security, software continuous delivery, and SaaS platforms. He is known for his dynamic presentations in CI/CD and application security integrated in software delivery lifecycle.
Gopinath Rebala
Gopinath Rebala is the CTO of OpsMx, where he has overall responsibility for the machine learning and data processing architectures for Secure Software Delivery. Gopi also has a strong connection with our customers, leading design and architecture for strategic implementations. Gopi is a frequent speaker and well-known leader in continuous delivery and integrating security into software delivery.
DevOps and Testing slides at DASA ConnectKari Kakkonen
My and Rik Marselis slides at 30.5.2024 DASA Connect conference. We discuss about what is testing, then what is agile testing and finally what is Testing in DevOps. Finally we had lovely workshop with the participants trying to find out different ways to think about quality and testing in different parts of the DevOps infinity loop.
Smart TV Buyer Insights Survey 2024 by 91mobiles.pdf91mobiles
91mobiles recently conducted a Smart TV Buyer Insights Survey in which we asked over 3,000 respondents about the TV they own, aspects they look at on a new TV, and their TV buying preferences.
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
1749 1756
1. ISSN: 2278 – 1323
International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)
Volume 2, No 5, May 2013
1749
www.ijarcet.org
Abstract— IIR Band-stop filter is recursive in nature i.e. the
present output sample depends on the past input sample, past
output samples and the present input samples. If the past and
present inputs and output are varied the resulting present
output will be changed. The Band-stop filter rejects one band of
frequency and allows all other frequency band to pass. In this
paper, the performance analysis of Band-stop filter is done using
the Modified Analog-to-Digital Mapping technique and
simulated in Matlab7. The response of the filter can be modified
by changing the value of the components. The coefficients that
are essentially required to design a IIR Digital Band-stop filter,
are also calculated using the above mentioned algorithm and
finally the magnitude response and the stability of the filter are
determined using Matlab7 with satisfying results. The pole-zero
plot of a system, filter in this case, determines the stability of the
predesigned IIR Band-stop filter.
Index Terms— IIR filter, Digital filter, Band-stop filter, filter
design, Modified Analog-to-Digital Mapping algorithm,
coefficient.
I. INTRODUCTION
Filter is a very essential device in signal processing. Actually
filter circuit is applied in a system for the filtration of the
input signal from noise and producing the output with least
amount of noise. In Digital Signal Processing (DSP), there are
mainly two types of filter available depending upon the
impulse response and they are the Infinite Impulse
Response(IIR) filter and another is the Finite Impulse
Response(FIR) filter[1][2][12][26][27]. IIR filter is recursive
type filter as the present output is dependent on the present
input, past inputs and past outputs. The response of the IIR
filter is of infinite duration whereas the response of FIR filter
is of finite duration. There are many types of filter available
for different applications. Band-stop filter is one of them and
plays an important role in signal processing and filtering
operation.
IIR Band-stop filter stops one specific band of frequency
and allows all other frequency bands to pass. With a small
variation of IIR Band-stop filter, the Notch filter can also be
Authors:
Subhadeep Chakraborty, is presently assistant professor in West Bengal
University of Technology, resides in Kolkata, West Bengal, India.
Abhirup Patra, is presently pursuing B.Tech degree from West Bengal
University of Technology resides in Kolkata, West Bengal, India.
designed which is capable of eliminating only one frequency
if proper specification is chosen [12][26][28][30].
Filter is of two types, analog filter and digital filter. The
analog filter can be designed by resistors, capacitors,
inductors and voltage source [7][12][28][29]. If an analog
filter is constructed by using passive elements such as the
resistors, capacitors and inductors, this analog filter is known
to as the passive filter, and if the same is designed by active
elements such as the voltage source along with the passive
elements, the designed filter is known to as the active
filters[28][29]. In our practical use, the filter is generally
constructed by the OpAmp along with the passive and active
elements. The reason behind this design is that the OpAmp
shows the recursive effect which is necessary for an IIR filter
[7][15].
There are various methods available to design the digital
filter. The digital filter can be designed after constructing the
analog filter and with the application of analog to digital
mapping technique with the introduction of frequency
transformation[1][3][7][22][27][31]. The basic target to
design the digital filter is to obtain the transfer function in
digital domain so that one can understand the stability of the
filter. The digital filter have several characteristics like high
accuracy, sensitivity, smaller physical size, reduced
sensitivity to component tolerance and
drift[1][2][3][7][8][12][14].
In this paper, the design and performance analysis of IIR
Digital Band-stop filter is shown using the Modified
Analog-to-Digital Mapping Technique(MADM) on a
predesigned IIR Analog Band-stop filter[3][12].
II. TYPES OF FILTERS
There are basically two types of filter as follows:
1. Infinite Impulse Response(IIR) filter
2. Finite Impulse Response(FIR) filter
Filter can be classified into two types, depending upon the
construction as follows:
1. Analog filter
2. Digital filter
There are various types of filters we can have for different
applications. In this application view, the filter can be
categorized as follows[18][21][26][27][31]:
1. Low pass filter
2. High pass filter
3. Band pass filter
4. Band stop or Notch filter
5. All pass filter
6. Comb filter
Subhadeep Chakraborty, Abhirup Patra
Performance Analysis of IIR Digital Band
Stop Filter
3. ISSN: 2278 – 1323
International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)
Volume 2, No 5, May 2013
1751
www.ijarcet.org
Re-Specify
Re-Calculate
Re-realize
passband frequency and stopband frequency as well as
stopband ripple and passband ripple for which the order of the
filter will remain fixed[7][17][26][31].
Now, within the specified set of frequencies and ripples,
the magnitude response will be varied. The magnitude
response we can get for the highest limiting condition of the
values of the above mentioned factors, will be considered as
the perfect designed filter for the specified order of the filter.
B. Modified Analog-to-Digital Mapping Algorithm
This algorithm efficiently design the IIR Digital filter.
Hence in this paper, the design methodology of IIR Band-stop
filter is discussed. This algorithm is basically used for
frequency transformation. It is also essentially required for
s-plane to z-plane mapping i.e. analog-to-digital mapping
technique through which the digital filter can be designed
from an analog filter[1][12][19][21][25][26][27].
Fig 3 Modified Analog-to-Digital Mapping Algorithm
This algorithm basically used design the transfer function in
digital domain of a filter that is previously designed in the
analog domain. After successful calculation of transfer
function in digital domain i.e. in z-plane, the digital filter can
be designed with predefined specifications.
The performance of a digital filter can be enhanced by
modifying the values of resistor and capacitors. The response
of a filter of a particular order can be enhanced or modified
by varying the values of passive components, i.e. resistors
and capacitors.
C. Design of analog IIR Band-stop filter by TinaPro9
The analog IIR Band-stop filter is designed in TinaPro
simulation tool. With help of this design, the digital IIR
Band-stop filter can be designed and with the variation of the
values of passive components, the modified digital filter can
be constructed. The design is shown in Fig 4.
Fig 4. IIR Band-stop filter design using TinaPro9 simulation
tool
D. Transfer function of IIR Band-stop filter in digital
plane
The transfer function of IIR Digital Band-stop filter can be
given by[1][12][13][20][23][24][26][27][31],
0
1
( )
( )
1 ( )
M
n
n
N
n
n
b n z
H z
a n z
…(7)
1 2
1 2
( ) (0) (1) (2) ....... ( )
( ) 1 (1) (2) .............. ( )
M
N
B z b b z b z b M z
A z a z a z a N z
….(8)
Where,
H(z) = Transfer function and Z-transform of
impulse response h(n)
b(n) = Numerator coefficient
a(n) = Denominator coefficient
Now, from equation (7) and (8), it is found that the
transfer function H(z) deals with the numerator coefficient
b(n) and denominator coefficient a(n)[2][4][10][11][12]. If
the value of the coefficients can be determined, the proper
design of digital filter is possible. The value of the
Start
Design the Analog filter
Obtain the transfer function in s-plane
Obtain coefficients in s-plane
Obtain relationship between s-plane and z-plane
Set suitable cutoff, passband and stopband frequency
Apply frequency transformation
Apply analog to digital conversion or mapping
Obtain transfer function in z-plane
Calculate filter coefficient
Realize filter structure
Analysis of digital filter
Implementation of digital filter
Stop
Specify the values of components
5. ISSN: 2278 – 1323
International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)
Volume 2, No 5, May 2013
1753
www.ijarcet.org
From the above two tables, it is clear that to
construct a bandstop filter of order 10 with passband
frequency ωp=400 rad/sec , there are some set of
resistance, that will be used to vary the the Notch
frequency as well as the stopband frequency keeping
the same order of the filter. The set of resistance are
given below in Table-3 and Table-4 with there
corresponding preferrable notch frequency.
TABLE-3
Value of capacitor
(nF)
Value of Resistance (KΩ) Notch frequency
ωn(rad/sec)
Order of Bandstop
Filter
470 2.4 925 10
470 2.7 850 10
470 3.0 799 10
TABLE-4
Value of capacitor
(nF)
Value of Resistance (KΩ) Notch frequency
ωn(rad/sec)
Order of Bandstop
Filter
100 11 925 10
100 12 850 10
100 13 799 10
So, in order to evaluate the performance of the Bandstop
filter, three frequency can be selected that is ωn=925 rad/sec,
ωn=850 rad/sec and ωn=799 rad/sec. Among those
frequencies, ωn=925 rad/sec is the first frequency of
order=10 and after that frequency the order will be decreased
and ωn=799 rad/sec is the last frequency for the Bandstop
filter of order=10 and before that frequency the order of the
filter will be increased for ωp=400 rad/sec.
V. SIMULATION
The simulation results for the Bandstop filter of order=10
with notch frequency ωn=925 rad/sec, ωn=850 rad/sec and
ωn=799 rad/sec respectively are shown below from Fig.5 to
Fig. 13. The simulation results include the magnitude
response, impulse response and the pole-zero plot which
determines the stability and performance of the
preconstructed Bandstop filter.
A. Simulation for ωn=925 rad/sec
I. Magnitude response
Fig.5 Magnitude response
II. Impulse response
Fig.6 Impulse response
III.Pole-Zero plot
Fig.7 Pole-Zero plot