Submit Search
Upload
Challenges and Opportunities of FPGA Acceleration in Big Data
•
0 likes
•
8 views
IRJET Journal
Follow
https://www.irjet.net/archives/V9/i5/IRJET-V9I515.pdf
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 4
Download now
Download to read offline
Recommended
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET Journal
Subhadeep fpga-vs-mcu
Subhadeep fpga-vs-mcu
Subhadeep Karan
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
IRJET Journal
FPGAs memory synchronization and performance evaluation using the open compu...
FPGAs memory synchronization and performance evaluation using the open compu...
International Journal of Reconfigurable and Embedded Systems
Graphics processing unit ppt
Graphics processing unit ppt
Sandeep Singh
FPGAs for Data Center Acceleration
FPGAs for Data Center Acceleration
Logic Fruit Technologies
Survey_Report_Deep Learning Algorithm
Survey_Report_Deep Learning Algorithm
Sahil Kaw
IRJET- ALPYNE - A Grid Computing Framework
IRJET- ALPYNE - A Grid Computing Framework
IRJET Journal
Recommended
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET Journal
Subhadeep fpga-vs-mcu
Subhadeep fpga-vs-mcu
Subhadeep Karan
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
A LIGHT WEIGHT VLSI FRAME WORK FOR HIGHT CIPHER ON FPGA
IRJET Journal
FPGAs memory synchronization and performance evaluation using the open compu...
FPGAs memory synchronization and performance evaluation using the open compu...
International Journal of Reconfigurable and Embedded Systems
Graphics processing unit ppt
Graphics processing unit ppt
Sandeep Singh
FPGAs for Data Center Acceleration
FPGAs for Data Center Acceleration
Logic Fruit Technologies
Survey_Report_Deep Learning Algorithm
Survey_Report_Deep Learning Algorithm
Sahil Kaw
IRJET- ALPYNE - A Grid Computing Framework
IRJET- ALPYNE - A Grid Computing Framework
IRJET Journal
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...
ISA Interchange
FPGA Design Challenges
FPGA Design Challenges
Krishna Gaihre
How e fpga future proofs data centers
How e fpga future proofs data centers
donnabrown085
A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...
IOSR Journals
37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdf
TB107thippeswamyM
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
Editor IJARCET
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
Editor IJARCET
OpenPOWER Supercomputing Recap Day Two: Innovating Across the Stack
OpenPOWER Supercomputing Recap Day Two: Innovating Across the Stack
OpenPOWERorg
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
IRJET Journal
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
IRJET Journal
An FPGA-based network system with service-uninterrupted remote functional upd...
An FPGA-based network system with service-uninterrupted remote functional upd...
IJECEIAES
Ersa11 Holland
Ersa11 Holland
Chris O'Neal
SQL CUDA
SQL CUDA
Muhaza Liebenlito
Intel_Swarm64 Solution Brief
Intel_Swarm64 Solution Brief
Paul McCullugh
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Alluxio, Inc.
Fpg as 11 body
Fpg as 11 body
Rameez Raja
Coarse Grained Hybrid Reconfigurable Architecture with NoC Router for Variabl...
Coarse Grained Hybrid Reconfigurable Architecture with NoC Router for Variabl...
Dhiraj Chaudhary
Coarse grained hybrid reconfigurable architecture
Coarse grained hybrid reconfigurable architecture
Dhiraj Chaudhary
Coarse grained hybrid reconfigurable architecture with no c router
Coarse grained hybrid reconfigurable architecture with no c router
Dhiraj Chaudhary
Coarse grained hybrid reconfigurable architecture with noc router for variabl...
Coarse grained hybrid reconfigurable architecture with noc router for variabl...
Dhiraj Chaudhary
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
More Related Content
Similar to Challenges and Opportunities of FPGA Acceleration in Big Data
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...
ISA Interchange
FPGA Design Challenges
FPGA Design Challenges
Krishna Gaihre
How e fpga future proofs data centers
How e fpga future proofs data centers
donnabrown085
A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...
IOSR Journals
37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdf
TB107thippeswamyM
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
Editor IJARCET
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
Editor IJARCET
OpenPOWER Supercomputing Recap Day Two: Innovating Across the Stack
OpenPOWER Supercomputing Recap Day Two: Innovating Across the Stack
OpenPOWERorg
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
IRJET Journal
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
IRJET Journal
An FPGA-based network system with service-uninterrupted remote functional upd...
An FPGA-based network system with service-uninterrupted remote functional upd...
IJECEIAES
Ersa11 Holland
Ersa11 Holland
Chris O'Neal
SQL CUDA
SQL CUDA
Muhaza Liebenlito
Intel_Swarm64 Solution Brief
Intel_Swarm64 Solution Brief
Paul McCullugh
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Alluxio, Inc.
Fpg as 11 body
Fpg as 11 body
Rameez Raja
Coarse Grained Hybrid Reconfigurable Architecture with NoC Router for Variabl...
Coarse Grained Hybrid Reconfigurable Architecture with NoC Router for Variabl...
Dhiraj Chaudhary
Coarse grained hybrid reconfigurable architecture
Coarse grained hybrid reconfigurable architecture
Dhiraj Chaudhary
Coarse grained hybrid reconfigurable architecture with no c router
Coarse grained hybrid reconfigurable architecture with no c router
Dhiraj Chaudhary
Coarse grained hybrid reconfigurable architecture with noc router for variabl...
Coarse grained hybrid reconfigurable architecture with noc router for variabl...
Dhiraj Chaudhary
Similar to Challenges and Opportunities of FPGA Acceleration in Big Data
(20)
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...
FPGA Design Challenges
FPGA Design Challenges
How e fpga future proofs data centers
How e fpga future proofs data centers
A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...
37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdf
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
Volume 2-issue-6-2040-2045
OpenPOWER Supercomputing Recap Day Two: Innovating Across the Stack
OpenPOWER Supercomputing Recap Day Two: Innovating Across the Stack
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
Performance Evaluation of FPGA Based Runtime Dynamic Partial Reconfiguration ...
An FPGA-based network system with service-uninterrupted remote functional upd...
An FPGA-based network system with service-uninterrupted remote functional upd...
Ersa11 Holland
Ersa11 Holland
SQL CUDA
SQL CUDA
Intel_Swarm64 Solution Brief
Intel_Swarm64 Solution Brief
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Fpg as 11 body
Fpg as 11 body
Coarse Grained Hybrid Reconfigurable Architecture with NoC Router for Variabl...
Coarse Grained Hybrid Reconfigurable Architecture with NoC Router for Variabl...
Coarse grained hybrid reconfigurable architecture
Coarse grained hybrid reconfigurable architecture
Coarse grained hybrid reconfigurable architecture with no c router
Coarse grained hybrid reconfigurable architecture with no c router
Coarse grained hybrid reconfigurable architecture with noc router for variabl...
Coarse grained hybrid reconfigurable architecture with noc router for variabl...
More from IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
More from IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Recently uploaded
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
misbanausheenparvam
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
upamatechverse
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
pranjaldaimarysona
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
slot gacor bisa pakai pulsa
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
RajaP95
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
João Esperancinha
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
upamatechverse
Extrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
120cr0395
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
SIVASHANKAR N
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
Soham Mondal
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
humanexperienceaaa
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
GDSCAESB
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
rehmti665
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Suhani Kapoor
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
SIVASHANKAR N
Recently uploaded
(20)
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
Extrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
Challenges and Opportunities of FPGA Acceleration in Big Data
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 05 | May 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 71 Challenges and Opportunities of FPGA Acceleration in Big Data Neetu Reji1, Smitha C Thomas2, Reshma Suku.3 1 M. Tech Student, Computer Science and Engineering, APJ Abdul Kalam Technological University, Kerala,India 23 Asst. Professor, Computer Science and Engineering, Mount Zion College of Engineering, Kadammanitta, Kerala, India ---------------------------------------------------------------------***--------------------------------------------------------------------- Abstract - FPGA with customized IP helps to lower the power consumption to accelerate computation intensive segment for the application and optimize the performance. To transfer raw data from source server to data ware house ETL procedure is used in big data field. FPGA has been noticed in the industry because of its performance- re-programmable flexibility, per-power efficiency, and wide range of applicableness. In this paper we will discuss how programmable gate arrays help a Spark ETL workload to reduce high CPU utilization issue. It should release more CPU power to run some compute intensive jobs. Alsowe willdiscuss about benefits of FPGA in deep learning applications for AI. Key Words: Cloud computing, Computational Modeling, Field Programmable Gate Arrays, Parallel Processing, Flash EPROM. 1. INTRODUCTION “Big Data” is a broad term fordatasets that are so large or complex. Workflows are the task oriented and often require more specific data than process. The Process is designedona higher level scenarios that helps for decision making in organizational level. Big Data workflow is best illustrated in comparing traditionalITworkloadswithBigDataworkloads. It may require many servers to run one application whereas traditional IT workloads requires one server to run many application. Big Data workloads run to the completion and traditional IT workloads run forever. The scale of big data will be representing the volume, velocity and variety of data. Volume indicate how much amount of data is generated. Velocity is used to indicate the speed of generating data and data generated in real time. Variety indicates the wide range in which the data can be encode. To increasing the processing capacity has been a main area of prior research. Examples include CPU optimizations and the use of dedicatedhardwareacceleratorssuchasGPUs. Another accelerator is the field programmable gate array or FPGA. These FPGAs consist of a re-configurable fabric that can be programmed to implement custom integrated circuit (IC) designs. This work investigates how these FPGA accelerators can be efficiently deployed to increase processing capacity in a big data context. Nowadays in every field of industry we are using some form of data analytics. The impact and possibilities of transparent and efficient integration of FPGAs in big data frameworks are therefore limitless. The three areas of applications that could benefit from FPGA accelerated big data frameworks; applications with long-running queries, latency sensitive applications, and applications that aim to achieve a high energy efficiency. Challenges: There are two mainchallengesinintegrating FPGA accelerators with big data frameworks are transparency and efficiency. The user should not be awareof the FPGA acceleration and does not have to tune certain parameters in the framework. It is important because transparent integration lowers the barrier to adopt these technologies. The system should autonomously identify where and when certain parts of the computation can be accelerated to achieve transparency. There are two factors that play a role in the context of FPGA accelerators. First, the initial cost of developing an FPGA. It is generally more time consuming than software development for CPUs and GPUs, and requires in-depth knowledgeaboutcircuitdesign.Lastly, theseFPGAacceleratorsareexpensive.Theindustrystandard is to run big data applications in a cloud environment so there is no need for end-users to buy any specialized hardware. FPGA is an IC form that have internal logic design which we can configure after manufacturing helps programmer to implement different IC without having to go through the manufacturing process, which is time consuming and expensive. This reconfiguration of the FPGA is done using description language. Data is processed in a dataflow manner. FPGAs implementing dataflow-oriented architectures with high levels of (pipeline) parallelism can provide high application throughput, often providing high energy efficiency. Latency-sensitive applications can leverage FPGA accelerators by directly connecting to the physical layer of a network, and perform data transformations without going through the software stacks of the host system. While these advantages of FPGA accelerators hold promise, difficulties associated with programming and integration limit their use. It can be integrated into big data systems, can discriminate into three configuration of the FPGA in the system. The accelerator can either be placed in the data path between network or storage and the CPU. It can be made between an IO-attached accelerator, where the FPGA has its own memory space, and a co-processor, in which the FPGA and the CPU communicate through shared memory.
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 05 | May 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 72 Fig 1: Data Path Fig 2: IO attached Fig 3: Co-processor SQL workloads: It is target to leverage FPGA highly parallel computing capability to accelerate Spark SQL Query and for FPGA’s higher power efficiency than CPU we can lower the power consumption at the same time. The Architecture consists of SQL query decomposition algorithms, fine- grained FPGA based Engine Units which perform basic computation of sub string, arithmetic and logic operations. Using SQL query decomposition algorithm, we are able to decompose a complex SQL query into basic operations and according to their patterns each is fed into an Engine Unit. SQL Engine Units are highly configurable and canbechained together to perform complex Spark SQL queries, finally one SQL query is transformed into a Hardware Pipeline. 2. Speedup Methods Fig 4: Classification tree for speedup methods CPU optimization: It depends on available CPU. Modern CPUs offer vectorized operations. It perform a single instruction on a vector which contain multiple values. Size depend on underlying support hardware. Parallelizationcan be establish in the form of multithreading. Itcanbeexecuted on multiple cores, increasing the effective throughput. It is important to select the correct granularity when implementing a multithreading solution, as an overhead is associated with thecreation andthemanagementofmultiple threads. FPGA accelerators: The inherent highly flexible fine- grained parallelism of FPGA accelerators offers data, task, and pipeline parallelism, resulting in faster data process execution. FPGA accelerators have already set to expand beyond the data centers. FPGAs in tha data path are placed between network or storage and the CPU. These FPGAs can perform preprocessing operations, such as parquet decompression, which effectively increases the bandwidth between network or storage and the CPU. FPGA accelerator acts as another processor in parallel with the CPU.TheFPGA has it’s own memory space, requiring data to be copied between the CPU and the accelerator. Another drawback of such a system, apart from the required data copies, is the limited capacity of local memory that is available on the FPGA. Because of this limitation, applications that run on FPGA accelerators can potentially only access a fraction of the entire dataset at the same time. 3. Proposed solutions Big data framework utilizes vectorization in combination with GPU and FPGA acceleration that is perfectly viable solution. The scope of this projectistotheimplementationof FPGA accelerators, but it is good to know what the strengths of other speedup methods are. F or implementation the processor class solution is chosen , due to it’s slightly higher availability. In addition, it’s strengthsbestfittheacceleration needs of SQL operators. This class is further subdivided into FPGA processors that act as a co-processor or IO-attached processor. The availability of running as a co-processor is heavily dependent on the support of the underlying system such as OpenCAPI. Three different solutions are proposed. All of the proposed solutions make use of FPGA accelerators configured as an IO-attached processor, since the FPGA kernel as deployed on Amazon Web Services (AWS) does not support the co-processor configuration at the time of writing. All data structures are stored using the Apache Arrow in-memory format. An implementation that utilizes both CPU optimization methodsas well asFPGAaccelerators Storage FPGA CPU GPU accelerators: GPUs have proven to be very efficientfor training and running deep learning models.in fact, has even pivoted from a pure GPU and gaming company to a provider of cloud GPU services and a competent AI researchlab. GPUS that are configured as an IO-attached processor operate in their own memory space, separated from the memoryspace of the CPU. Sharing data between the host and the GPU accelerator requires the data to be copied between the two memory spaces. GPUs that are configured as a co-processor share their memory space with the CPU. The acceleratorcan therefore access data in the main memory without the need to copy this data.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 05 | May 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 73 is a good demonstration of multiple big data speedup methods working together. Another it is chosen as the second framework for acceleration with FPGA accelerators configured as processors. These are identified as the most promising candidates for integration based on the required development effort, expected performance, and potential impact. Finally, Dask distributed is selected for the third integration. It is specifically designed to run in a cluster setting and is therefore the perfect candidatetoinvestigate a cluster deployment with anaccelerationaware worker node. 4.Implementation Sabot planner is based on the open-source Apache Calcite SQL optimizer.An FPGA kernel that can perform regular expression matching is selectedforintegration.Itisextended in two places : planner & operator package. Sabot planner has number of planning phases.Each phase transpose the coming execution tree by use of a number of optimization rules.The validation phase validates the query based on the schema of the dataset. In the next phase, the SQL query is parsed and converted to an expression tree of logical operations. This tree is then optimized ina numberoflogical planning phases. Fig 5: Sabot planner phases including the new FPGA acceleration planning phase. Developing an efficient FPGA implementation of a SQL operator islaborintensive.FPGAaccelerationplanningphase such that they can match the optimization rules in cases where they normally would not. The FPGA acceleration planning phase transforms the physical execution plan by substituting the filter operator with the accelerated version.The accelerated operator can either offload the evaluation of the filter to the RE2 library or to an FPGA accelerator through the Tidre package.The the results of accelerating Dremio with the RE2library,whichimplements a regular expression engine optimized for the CPU. Fig 6: Execution plan transformation for the regular expression use case. Dask distributed is a different version of Dask which can be run on a cluster. It provides the potential foraddedcompute power and parallelization, but at the same time it also adds additional complexity. The client node is controlled by the end-user. It is used for all interactions within cluster. The scheduler node is used by the client to communicate, which keeps records of all worker nodes in the cluster. These worker nodes are held in an abstraction known as the worker pool. The accelerated version is deployed as an acceleration aware worker setup for this framework. The accelerated worker implementation is the only new contribution required to accelerate Dask distributed. The FPGA acceleration planning stage and the accelerated operator implementations can be imported from the accelerated version. Fig 6: System architecture of Dask distributed including the accelerated worker node Data set can be submit by client nodetothecluster., it is scattered over the worker pool. To submit queries we are using this connection. The scheduler plan these queries and sends the resulting task graph to the worker nodes in the worker pool. It will not send as a whole, so individual task are submitted to the workers.Itwill executethesetasks. The worker node send data between each other in order to satisfy the missing dependencies of these tasks. The accelerated workernodeimplementationperformstheFPGA acceleration stage on all incoming subgraphs of the task graph. Therefore, only accelerated worker nodes require an FPGA accelerator to be installed, as the vanilla worker implementations execute the original task subgraphs without any accelerated operators. 5. CONCLUSIONS In this paper we identified that FPGA acceleratorscaneither be placed in the data path or attached as a processor. , FPGA accelerators attached as a processor, is best suited for the acceleration of individual SQL operators in an existing big data framework. A distinction is made between FPGA accelerators configured as an IO-attached processor and FPGA accelerators configured as a co-processor. From these two configurations, FPGA accelerators configured as a co- processor are preferable, but this configuration is only available if the underlying compute system supports this. This work integrates FPGA accelerators configured asanIO- attached processor into three batch-processing big data frameworks. Additionally, it is found that reading data from disk takes up a significant portion of the runtime of a SQL workload. In this case, FPGA accelerators can be placed in
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 05 | May 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 74 between storage and the CPU. These accelerators could perform algorithms such as parquet decompression, projection, or filtering to reduce the runtime of these operations. Two absolute requirements for the efficient integration of FPGA accelerator in big data frameworks are the presence of a flexible API for the manipulation of execution plans and the use of a hardware-friendly and language-independent in-memory data format such as Apache Arrow. REFERENCES [1] Robert Chang. A beginner’s guide to data engineering — part ii, . URL https://medium. com/@rchang/a- beginners-guide-to-data-engineering-part-ii- 47c4e7cbda71. accessed on 2021-06-09. [2] https://ieeexplore.ieee.org/document/9439431/metric s#metrics [3] https://www.semanticscholar.org/paper/FPGA- Acceleration-for-Big-Data-Analytics%3A-and- Hoozemans- Peltenburg/76c087bd67124a3b3d8df3c8100564d14cf 5f1b0 [4] https://www.stemmer-imaging.com/en/technical- tips/introduction-to-fpga- acceleration/#:~:text=An%20FPGA%20(Field%20Prog rammable%20Gate,together%20in%20many%20differe nt%20ways [5] https://www.intel.com/content/www/us/en/artificial- intelligence/programmable/fpga-gpu.html. [6] https://bdtechtalks.com/2020/11/09/fpga-vs-gpu- deep-learning/ [7] https://sites.usc.edu/fpga/big-data-analytics-on- heterogeneous-architectures/ [8] https://www.datacenterdynamics.com/en/opinions/tu rning-big-data-challenges-opportunities-fpga- accelerated-computing/ Neetu Reji, currently pursuing MTech degreeinComputerScience and Engineering from APJ Abdul Kalam Technological University, Kerala, India at Mount ZionCollege of Engineering, Kadammanitta, Kerala, India. Smitha C Thomas received the MTech degree in Computerscience and Engineering.. She is currently working as Assistant Professor in the Department of Computer science and Engineering at Mount Zion College of Engineering, Kadammanitta, Kerala, India. Reshma Suku received the MTech degree in Computer science and Engineering.. She is currently working as Assistant Professor in the Department of Computer science and Engineering at Mount Zion College of Engineering, Kadammanitta, Kerala, India. BIOGRAPHIES
Download now