International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Comparative Study of RISC AND CISC ArchitecturesEditor IJCATR
Comparison between RISC and CISC in the language of computer architecture for research is not very simple because
a lot of researcher worked on RISC and CISC Architectures. Both these architecture differ substantially in terms of their underlying
platforms and hardware architectures. The type of chips used differs a lot and there exists too many variants as well. This paper
gives us the architectural comparison between RISC and CISC architectures. Also, we provide their advantages performance point
of view and share our idea to the new researchers.
RISC (reduced instruction set computer)LokmanArman
RISC
Reduced Instruction Set Computer
What Is RISC?
History Of RISC.
Characteristics Of RISC.
Five Design Principles Of RISC.
What Actually RISC Does?
In Real Life Uses Of RISC In Computer Architecture.
Computer Architecture & Organization.
RISC - Reduced Instruction Set ComputingTushar Swami
A detailed presentation about what is RISC and some of the basic differences between RISC and CISC Computers.
Also enlisting some of the major applications of RISC in the field of Technology.
Comparative Study of RISC AND CISC ArchitecturesEditor IJCATR
Comparison between RISC and CISC in the language of computer architecture for research is not very simple because
a lot of researcher worked on RISC and CISC Architectures. Both these architecture differ substantially in terms of their underlying
platforms and hardware architectures. The type of chips used differs a lot and there exists too many variants as well. This paper
gives us the architectural comparison between RISC and CISC architectures. Also, we provide their advantages performance point
of view and share our idea to the new researchers.
RISC (reduced instruction set computer)LokmanArman
RISC
Reduced Instruction Set Computer
What Is RISC?
History Of RISC.
Characteristics Of RISC.
Five Design Principles Of RISC.
What Actually RISC Does?
In Real Life Uses Of RISC In Computer Architecture.
Computer Architecture & Organization.
RISC - Reduced Instruction Set ComputingTushar Swami
A detailed presentation about what is RISC and some of the basic differences between RISC and CISC Computers.
Also enlisting some of the major applications of RISC in the field of Technology.
Verilog Code for 16bit RISC Processor, with ALU, Program Counter, Instruction Memory, Data Memory and Control Unit full codes
Visit www.Hellocodings.com
Reduced instruction set computing, or RISC (pronounced 'risk', /ɹɪsk/), is a CPU design strategy based on the insight that a simplified instruction set provides higher performance when combined with a microprocessor architecture capable of executing those instructions using fewer microprocessor cycles per instruction.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Dsdco IE: RISC and CISC architectures and design issuesHome
RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today.
This slide contain the detail about the various organization of computer(Register based organization, Stack Based Organization and Accumulator Based Organization), Addressing Modes, Instruction Formats and finally RISC and CISC
Verilog Code for 16bit RISC Processor, with ALU, Program Counter, Instruction Memory, Data Memory and Control Unit full codes
Visit www.Hellocodings.com
Reduced instruction set computing, or RISC (pronounced 'risk', /ɹɪsk/), is a CPU design strategy based on the insight that a simplified instruction set provides higher performance when combined with a microprocessor architecture capable of executing those instructions using fewer microprocessor cycles per instruction.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Dsdco IE: RISC and CISC architectures and design issuesHome
RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today.
This slide contain the detail about the various organization of computer(Register based organization, Stack Based Organization and Accumulator Based Organization), Addressing Modes, Instruction Formats and finally RISC and CISC
Health Decisions Webinar: Obamacare Compliance: How it Helps Self-funded PlansSi Nahra
Here’s the “dirty little secret” about the new “pay-or-play” requirements:
Most plans will pass easily and few plans will have any problems with penalties.
Here’s the less obvious part of compliance:
The steps called for by the new regulations make good sense for a plan to do.
Inventorying enrollees to confirm coverage, adopting uniform plan definitions and approaches to calculating cost-sharing, and engaging benefit “consumers” are all steps that can benefit a self-funded plan. This webinar, the third in our series, explores these themes and presents the positive side to “Obamacare” compliance.
For more information, please visit: http://www.healthdecisions.com
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
CISC & RISC Architecture with contents
History Of CISC & RISC
Need Of CISC
CISC
CISC Characteristics
CISC Architecture
The Search for RISC
RISC Characteristics
Bus Architecture
Pipeline Architecture
Compiler Structure
Commercial Application
Reference
An advanced processor is a type of microprocessor that is designed to handle complex tasks and perform calculations at a high speed. These processors are typically used in high-performance computing applications, such as scientific research, artificial intelligence, and data analysis. They often have multiple cores and advanced instruction sets that allow them to process large amounts of data quickly and efficiently. Some examples of advanced processors include Intel's Core i9 and AMD's Ryzen Threadripper
Design & Simulation of RISC Processor using Hyper Pipelining TechniqueIOSR Journals
This Hyper pipelining technique is different to the pipelining of instruction decoding known from
RISC processors. The point is that we can use hyper pipelining on top of any sequential logic, for example a
RISC processor, independent of its underlying functionality. The RISC processor with pipelined instruction set
decoding can automatically be hyper pipelined to generate CMF individual RISC processors. Hyper pipelining
implements additional register and can use register balancing for fine grain timing optimizations. The method
hyper pipelining is also called “C-slow Retiming”. The main benefit is the multiplication of the core's
functionality by only implementing registers. This is a great advantage for ASICs but obviously very attractive
for FPGAs with their already existing registers
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMjournalBEEI
This paper deals with the novel design and implementation of asynchronous microprocessor by using HDL on Vivado tool wherein it has the capability of handling even I-Type, R-Type and Jump instructions with multiplier instruction packet. Moreover, it uses separate memory for instructions and data read-write that can be changed at any time. The complete design has been synthesized and simulated using Vivado. The complete design is targeted on Xilinx Virtex-7 FPGA. This paper more focuses on the use of Vivado Tool for advanced FPGA device. By using Vivado we get enhaced analysis result for better view of properly Route & Placed design.
Design and Implementation of Quintuple Processor Architecture Using FPGAIJERA Editor
The advanced quintuple processor core is a design philosophy that has become a mainstream in Scientific and engineering applications. Increasing performance and gate capacity of recent FPGA devices permit complex logic systems to be implemented on a single programmable device. The embedded multiprocessors face a new problem with thread synchronization. It is caused by the distributed memory, when thread synchronization is violated the processors can access the same value at the same time. Basically the processor performance can be increased by adopting clock scaling technique and micro architectural Enhancements. Therefore, Designed a new Architecture called Advanced Concurrent Computing. This is implemented on the FPGA chip using VHDL. The advanced Concurrent Computing architecture performs a simultaneous use of both parallel and distributed computing. The full architecture of quintuple processor core designed for realistic to perform arithmetic, logical, shifting and bit manipulation operations. The proposed advanced quintuple processor core contains Homogeneous RISC processors, added with pipelined processing units, multi bus organization and I/O ports along with the other functional elements required to implement embedded SOC solutions. The designed quintuple performance issues like area, speed and power dissipation and propagation delay are analyzed at 90nm process technology using Xilinx tool.
A 64-Bit RISC Processor Design and Implementation Using VHDL Andrew Yoila
1. Introduction
In today technology digital hardware plays a very important role in field of electronic and computer engineering products today. Due
to fast growing and competition in the technological world and rapid rise of transistor demand and speediness of joined circuits and
steeps declines of the price cause by the improvement in micro-electronics application Machineries. The introduction of computer to
the society has affected so many things in the society in which almost all problems can be solve using computers. Many industries
today are requesting for system developers that have the skills and technical knowhow of designing the program logics. VHDL is one
of the most popular design applications used by designer to implement such task. Reduce instruction set computing (RISC) processor
play a vital role with RISC AND BIST features which most dominants patterns can provide, in systems testing of the circuits below
the tests which is important to the quality component of testing [1]. Although the Reduced instruction set have few instructions sets, as
its bit’s processing’s sizes increase then the test’s patterns become denser and the structure’s faults is kept great. In view to enable the
Operation of the most instructions as registers to registers operation, Arithmetic logic unit is studied and a detail test patterns is being
develop. This report is prepaid keeping in mind where specific application is automated and controlled. This report has 33 instruction
set with MICA architecture. This report will focus mainly on the meaning of
i. RISC processor,
ii. the design,
iii. the architecture,
iv. the data part and the instruction set of the design.
v. VHDL.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
DESIGN AND ANALYSIS OF A 32-BIT PIPELINED MIPS RISC PROCESSORVLSICS Design
Pipelining is a technique that exploits parallelism, among the instructions in a sequential instruction stream
to get increased throughput, and it lessens the total time to complete the work. . The major objective of this
architecture is to design a low power high performance structure which fulfils all the requirements of the
design. The critical factors like power, frequency, area, propagation delay are analysed using Spartan 3E
XC3E 1600e device with Xilinx tool.
Design and Analysis of A 32-bit Pipelined MIPS Risc ProcessorVLSICS Design
Pipelining is a technique that exploits parallelism, among the instructions in a sequential instruction stream to get increased throughput, and it lessens the total time to complete the work. . The major objective of this architecture is to design a low power high performance structure which fulfils all the requirements of the
design. The critical factors like power, frequency, area, propagation delay are analysed using Spartan 3E XC3E 1600e device with Xilinx tool. In this paper, the 32-bit MIPS RISC processor is used in 6-stage pipelining to optimize the critical performance factors. The fundamental functional blocks of the processor include Input/Output blocks, configurable logic blocks, Block RAM, and Digital clock Manager and each block permits to connect to multiple sources for the routing. The Auxiliary units enhance the performance of the processor. The comparative study elevates the designed model in terms of Area, Power and Frequency. MATLAB2D/3D graphs represents the relationship among various parameters of this pipelining. In this pipeline model, it consumes very less power (0.129 W),path delay (11.180 ns) and low LUT utilization (421). Similarly, the proposed model achieves better frequency increase (285.583 Mhz.), which obtained better results compared to other models.
DESIGN AND ANALYSIS OF A 32-BIT PIPELINED MIPS RISC PROCESSORVLSICS Design
Pipelining is a technique that exploits parallelism, among the instructions in a sequential instruction stream to get increased throughput, and it lessens the total time to complete the work. . The major objective of this architecture is to design a low power high performance structure which fulfils all the requirements of the design. The critical factors like power, frequency, area, propagation delay are analysed using Spartan 3E XC3E 1600e device with Xilinx tool. In this paper, the 32-bit MIPS RISC processor is used in 6-stage pipelining to optimize the critical performance factors. The fundamental functional blocks of the processor include Input/Output blocks, configurable logic blocks, Block RAM, and Digital clock Manager and each block permits to connect to multiple sources for the routing. The Auxiliary units enhance the performance of the processor. The comparative study elevates the designed model in terms of Area, Power and Frequency. MATLAB2D/3D graphs represents the relationship among various parameters of this pipelining. In this pipeline model, it consumes very less power (0.129 W),path delay (11.180 ns) and low LUT utilization (421). Similarly, the proposed model achieves better frequency increase (285.583 Mhz.), which obtained better results compared to other models.
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Essentials of Automations: Optimizing FME Workflows with ParametersSafe Software
Are you looking to streamline your workflows and boost your projects’ efficiency? Do you find yourself searching for ways to add flexibility and control over your FME workflows? If so, you’re in the right place.
Join us for an insightful dive into the world of FME parameters, a critical element in optimizing workflow efficiency. This webinar marks the beginning of our three-part “Essentials of Automation” series. This first webinar is designed to equip you with the knowledge and skills to utilize parameters effectively: enhancing the flexibility, maintainability, and user control of your FME projects.
Here’s what you’ll gain:
- Essentials of FME Parameters: Understand the pivotal role of parameters, including Reader/Writer, Transformer, User, and FME Flow categories. Discover how they are the key to unlocking automation and optimization within your workflows.
- Practical Applications in FME Form: Delve into key user parameter types including choice, connections, and file URLs. Allow users to control how a workflow runs, making your workflows more reusable. Learn to import values and deliver the best user experience for your workflows while enhancing accuracy.
- Optimization Strategies in FME Flow: Explore the creation and strategic deployment of parameters in FME Flow, including the use of deployment and geometry parameters, to maximize workflow efficiency.
- Pro Tips for Success: Gain insights on parameterizing connections and leveraging new features like Conditional Visibility for clarity and simplicity.
We’ll wrap up with a glimpse into future webinars, followed by a Q&A session to address your specific questions surrounding this topic.
Don’t miss this opportunity to elevate your FME expertise and drive your projects to new heights of efficiency.
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Albert Hoitingh
In this session I delve into the encryption technology used in Microsoft 365 and Microsoft Purview. Including the concepts of Customer Key and Double Key Encryption.
Key Trends Shaping the Future of Infrastructure.pdfCheryl Hung
Keynote at DIGIT West Expo, Glasgow on 29 May 2024.
Cheryl Hung, ochery.com
Sr Director, Infrastructure Ecosystem, Arm.
The key trends across hardware, cloud and open-source; exploring how these areas are likely to mature and develop over the short and long-term, and then considering how organisations can position themselves to adapt and thrive.
PHP Frameworks: I want to break free (IPC Berlin 2024)Ralf Eggert
In this presentation, we examine the challenges and limitations of relying too heavily on PHP frameworks in web development. We discuss the history of PHP and its frameworks to understand how this dependence has evolved. The focus will be on providing concrete tips and strategies to reduce reliance on these frameworks, based on real-world examples and practical considerations. The goal is to equip developers with the skills and knowledge to create more flexible and future-proof web applications. We'll explore the importance of maintaining autonomy in a rapidly changing tech landscape and how to make informed decisions in PHP development.
This talk is aimed at encouraging a more independent approach to using PHP frameworks, moving towards a more flexible and future-proof approach to PHP development.
GraphRAG is All You need? LLM & Knowledge GraphGuy Korland
Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs.
1. Unifying Large Language Models and Knowledge Graphs: A Roadmap.
https://arxiv.org/abs/2306.08302
2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs:
https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/
Welocme to ViralQR, your best QR code generator.ViralQR
Welcome to ViralQR, your best QR code generator available on the market!
At ViralQR, we design static and dynamic QR codes. Our mission is to make business operations easier and customer engagement more powerful through the use of QR technology. Be it a small-scale business or a huge enterprise, our easy-to-use platform provides multiple choices that can be tailored according to your company's branding and marketing strategies.
Our Vision
We are here to make the process of creating QR codes easy and smooth, thus enhancing customer interaction and making business more fluid. We very strongly believe in the ability of QR codes to change the world for businesses in their interaction with customers and are set on making that technology accessible and usable far and wide.
Our Achievements
Ever since its inception, we have successfully served many clients by offering QR codes in their marketing, service delivery, and collection of feedback across various industries. Our platform has been recognized for its ease of use and amazing features, which helped a business to make QR codes.
Our Services
At ViralQR, here is a comprehensive suite of services that caters to your very needs:
Static QR Codes: Create free static QR codes. These QR codes are able to store significant information such as URLs, vCards, plain text, emails and SMS, Wi-Fi credentials, and Bitcoin addresses.
Dynamic QR codes: These also have all the advanced features but are subscription-based. They can directly link to PDF files, images, micro-landing pages, social accounts, review forms, business pages, and applications. In addition, they can be branded with CTAs, frames, patterns, colors, and logos to enhance your branding.
Pricing and Packages
Additionally, there is a 14-day free offer to ViralQR, which is an exceptional opportunity for new users to take a feel of this platform. One can easily subscribe from there and experience the full dynamic of using QR codes. The subscription plans are not only meant for business; they are priced very flexibly so that literally every business could afford to benefit from our service.
Why choose us?
ViralQR will provide services for marketing, advertising, catering, retail, and the like. The QR codes can be posted on fliers, packaging, merchandise, and banners, as well as to substitute for cash and cards in a restaurant or coffee shop. With QR codes integrated into your business, improve customer engagement and streamline operations.
Comprehensive Analytics
Subscribers of ViralQR receive detailed analytics and tracking tools in light of having a view of the core values of QR code performance. Our analytics dashboard shows aggregate views and unique views, as well as detailed information about each impression, including time, device, browser, and estimated location by city and country.
So, thank you for choosing ViralQR; we have an offer of nothing but the best in terms of QR code services to meet business diversity!
DevOps and Testing slides at DASA ConnectKari Kakkonen
My and Rik Marselis slides at 30.5.2024 DASA Connect conference. We discuss about what is testing, then what is agile testing and finally what is Testing in DevOps. Finally we had lovely workshop with the participants trying to find out different ways to think about quality and testing in different parts of the DevOps infinity loop.
Le nuove frontiere dell'AI nell'RPA con UiPath Autopilot™UiPathCommunity
In questo evento online gratuito, organizzato dalla Community Italiana di UiPath, potrai esplorare le nuove funzionalità di Autopilot, il tool che integra l'Intelligenza Artificiale nei processi di sviluppo e utilizzo delle Automazioni.
📕 Vedremo insieme alcuni esempi dell'utilizzo di Autopilot in diversi tool della Suite UiPath:
Autopilot per Studio Web
Autopilot per Studio
Autopilot per Apps
Clipboard AI
GenAI applicata alla Document Understanding
👨🏫👨💻 Speakers:
Stefano Negro, UiPath MVPx3, RPA Tech Lead @ BSP Consultant
Flavio Martinelli, UiPath MVP 2023, Technical Account Manager @UiPath
Andrei Tasca, RPA Solutions Team Lead @NTT Data
SAP Sapphire 2024 - ASUG301 building better apps with SAP Fiori.pdfPeter Spielvogel
Building better applications for business users with SAP Fiori.
• What is SAP Fiori and why it matters to you
• How a better user experience drives measurable business benefits
• How to get started with SAP Fiori today
• How SAP Fiori elements accelerates application development
• How SAP Build Code includes SAP Fiori tools and other generative artificial intelligence capabilities
• How SAP Fiori paves the way for using AI in SAP apps
Builder.ai Founder Sachin Dev Duggal's Strategic Approach to Create an Innova...Ramesh Iyer
In today's fast-changing business world, Companies that adapt and embrace new ideas often need help to keep up with the competition. However, fostering a culture of innovation takes much work. It takes vision, leadership and willingness to take risks in the right proportion. Sachin Dev Duggal, co-founder of Builder.ai, has perfected the art of this balance, creating a company culture where creativity and growth are nurtured at each stage.
Securing your Kubernetes cluster_ a step-by-step guide to success !KatiaHIMEUR1
Today, after several years of existence, an extremely active community and an ultra-dynamic ecosystem, Kubernetes has established itself as the de facto standard in container orchestration. Thanks to a wide range of managed services, it has never been so easy to set up a ready-to-use Kubernetes cluster.
However, this ease of use means that the subject of security in Kubernetes is often left for later, or even neglected. This exposes companies to significant risks.
In this talk, I'll show you step-by-step how to secure your Kubernetes cluster for greater peace of mind and reliability.
Unsubscribed: Combat Subscription Fatigue With a Membership Mentality by Head...
W04505116121
1. Rakesh M. R et al Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 5( Version 5), May 2014, pp.116-121
www.ijera.com 116 | P a g e
Novel Architecture of 17 Bit Address RISC CPU with Pipelining
Technique Using Xilinx in VLSI Technology
Rakesh M. R*
, Ajeya B**
, Mohan A.R***
*M. Tech student, Dept of ECE, Canara Engineering College, Mangalore, Karnataka, India
**Assistant professor, Dept. of ECE, Canara Engineering College, Mangalore, Karnataka, India
***Assistant professor, Dept. of ECE, Canara Engineering College, Mangalore, Karnataka, India
ABSTRACT
This paper describes the design of a 17 bit 4 stage pipelined Reduced Instruction Set Computer (RISC)
processor using Verilog HDL in Xilinx. The processor implements the Harvard memory architecture, so the
instruction and data memory spaces are both physically and logically separate. There is 5 bit opcode with totally
23 set of instructions. The CPU designed by using the pipelining and it will increase speed of processor with
CPI=1. The pipeline stages such as fetch, decode, execute and store are used. The RISC processor architecture
presented in this paper is designed by using Registers, arithmetic and logical unit, Memory with pipeline
techniques. Memory access is done only by using Load and Store instructions.
Keywords: RISC features, Pipelining, ALU, Memory, Load and Store
I. INTRODUCTION
The Processor is a programmable device that
takes in numbers, performs on them arithmetic or
logical operations according to the program stored in
memory and then produces other numbers as a
Result. Processor is also an electronic circuit that
functions as the central processing unit (CPU) of a
computer, providing computational control.
Computers are common and important tools
for everyday activities. With the simple design
technology and the decreasing cost of the integrated
circuit, RISC processor is increasing widely used in
every field. The simple design provides higher
performance, cost-effective, compatible systems.
Some typical applications include: data processing,
scientific and engineering applications and real-time
control. In the present work, the design of a 4-bit data
width Reduced Instruction Set Computer (RISC)
processor is presented. It has a complete instruction
set, program and data memories, general purpose
registers and a simple Arithmetical Logical Unit
(ALU) for basic operations.
At earlier days the RISC processor design is
over using pipeline concept in embedded system
field. But the FPGA having less average complexity
and cost compared to the ASIC. Therefore in recent
days research on the RISC processor design in VLSI
is done.
Verilog HDL has evolved as a standard
hardware description language. A hardware
descriptive language is a language used to describe a
digital system. It means that by using HDL one can
describe any hardware at any level. HDL’s allows
the design to be simulated earlier in the design cycle
in order to correct errors or experiment with different
architectures. Designs described in HDL are
technology-independent, easy to design and debug,
and are usually more readable than schematics,
particularly for large circuits. Verilog is capable of
describing simple behaviour. Machine cycle
instructions allow the processor to handle several
instructions at the same time. The processor can work
at a high clock frequency and thus yields higher
speed. This paper is about design of a simple RISC
processor and synthesizing it. The RISC architecture
follows single-cycle instruction execution.
II. RISC PROCESSOR ARCHITECTURE
RISC architecture has been developed as a
result of the 801 project which started in 1975 at the
IBM T.J.Watson Research Center and was completed
by the early 1980s. This project was not widely
known to the world outside of IBM and two other
projects with similar objectives started in the early
1980s at the University of California Berkeley and
Stanford University. The term RISC used for the
Berkeley research project.
1. RISC features
The RISC Processor works on (features are)
reduced number of Instructions, Simple operations,
only load and store operations access memory and
Rest of the operations on a register-to-register basis,
Pipelined, Simple uniform instructions, fixed
instruction length, No microcode, Many identical
general purpose registers, load-store architecture and
simplified addressing modes which makes individual
instructions execute faster, achieve a net gain in
RESEARCH ARTICLE OPEN ACCESS
2. Rakesh M.R e al. Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 5( Version 1), May 2014, pp.116-121
www.ijera.com 117 | P a g e
performance and an overall simpler design. RISC
architecture starts with a small set of most frequently
used instructions which determine the pipeline
structure of the machine enabling fast execution of
those instructions in one cycle. Pipelining, a standard
feature, is an implementation technique used to
improve both CPI (Cycle per Instruction) and overall
system performance. Basically the instructions are
handled in parts: Instruction fetch: get instruction
from memory and increment PC. Instruction decode:
translate opcode into control signals and read
registers. Instruction execute: perform ALU
operation Store result: update register file. The block
diagram of a RISC CPU is shown in Figure1 which
have four stage of pipelining, memory, Register.
Fig1: Block diagram of Pipelined RISC processor
2. RISC & CISC comparison
Processors have traditionally been designed
around two Philosophies: Complex Instruction Set
Computer (CISC) and Reduced Instruction Set
Computer (RISC).
The CISC concept is an approach to the
Instruction Set Architecture (ISA) design that have
wide variety of Addressing modes, the Instructions
are of widely varying lengths and execution times
thus demanding a very complex Control Unit, which
tends to large chip area. On the other hand, the RISC
Processor works on reduced number of Instructions,
fixed Instruction length, more general-purpose
registers, load-store architecture and simplified
Addressing modes which makes individual
instructions execute faster, achieve a net gain in
performance and an overall simpler design with less
silicon consumption as compared to CISC. The
difference between these two RISC and CISC
architecture is shown in Figure2.
Fig2: Difference between RISC and CISC
architecture
3. Overall Operation
Instruction is fetched from physical
memory, RAM. Program counter (PC) is used to
fetch the address of the instruction. This register is
visible to Control unit of CPU but not visible to
programmer. The instruction is copied to Instruction
Register from memory. If the instruction is ADD is
considered, the addition operation is performed on
corresponding registers. This is performed by the unit
ALU. For RISC machine, memory access occurs for
the load and store instructions. For the other
instructions no operation is performed by ALU. Here
data memory is accessed. The result of the operation
being performed by ALU is written to appropriate
register in the register file.
4. Pipelining
Pipelining, a standard feature, is an
implementation technique used to improve both CPI
(Cycle per Instruction) and overall system
performance. Pipelining allows a processor to work
on different steps of the instruction at the same time,
thus more instruction can be executed in a shorter
period of time. The sole purpose of many of those
features is to support an efficient execution of RISC
pipeline. It is clear that without pipelining the goal of
CPI = 1 is not possible.
Clocks per instruction (CPI):
CPI is an effective average. It is averaged
over all of the instruction executions in a program.
CPI is affected by instruction-level parallelism and
by instruction complexity. Without instruction-level
parallelism, simple instructions usually take 4 or
more cycles to execute. Instructions that execute
loops take at least one clock per loop iteration.
Pipelining (overlapping execution of instructions) can
bring the average for simple instructions down to
near 1 clock per instruction. This designed
architecture will tend towards CPI=1.
3. Rakesh M.R e al. Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 5( Version 1), May 2014, pp.116-121
www.ijera.com 118 | P a g e
Fig3: instruction execution using Pipelining
technique
The Figure3 shows how instructions are
executed using the pipelining technique. In this paper
four stage of pipeline techniques are used such as
Fetch, Decode, Execute, and Store result.
Instruction Fetch Stage (IF):
In this stage, the content of the Program
Counter is used to access memory and fetch the next
instruction to be executed.
Instruction Decode Stage (ID):
During this stage, the instruction is decoded
and the required operands are retrieved from the
general purpose registers (GPRs).
Execute Stage (EX):
Any calculations are performed during this
stage. This includes effective address calculation for
Load or Store instructions. The next Program
Counter value is also calculated during this stage of
the pipeline so that branches, where applicable, can
be executed.
Store result (ST):
During this stage, the results of the calculation
from the Execute stage, or the memory load from the
Memory Access stage, are updated into the general
purpose registers.
5. Register File
The register file consists of general purpose
registers of 8-bits capacity. These register files are
utilized during the execution of arithmetic and data-
centric instructions. It is fully visible to the
programmer. The load instruction is used to load the
values into the registers and store instruction is used
to retrieve the values back to the memory to obtain
the processed outputs back from the processor. The
Link register is used to hold the addresses of the
corresponding memory locations.
Program Counter:
The program counter (PC) contains the
address of the instruction that will be fetched from
the Instruction memory during the next clock cycle.
Normally, the PC is incremented by one during each
clock cycle unless a branch instruction is executed.
When a branch instruction is encountered, the PC is
incremented by the amount indicated by the branch
offset. The proposed design in this paper consists of 8
bit program counter which are incremented for every
clock cycles.
The Status Register
The status register is an 8-bit register.
Primarily it is updated, however, as a side effect of
the execution of ALU operations. If, for example, an
arithmetic/logic instruction produces a result of 0,
then the zero flag (the second bit in the status
register) is set. An arithmetic overflow in an ADD
instruction causes the carry bit to be set, and so on.
The proposed design consists of 8 bit status register
which stores the carry bit which is generated by
execution unit operations’.
6. Arithmetic Logic Unit
The ALU performs arithmetic and logical
operations on data. The data is taken from two GPRs
and is moved to the ALU. The result is stored in a
GPR. The ALU has the 8-bit inputs A, B and the
output C. The ALU takes two operands from the A
and B registers. The result register C is used to hold
the ALU output. The ALU has the capability to
perform many operations. After every ALU
instruction, the output register is updated.
7. Separate Data Memory and Instruction
Memory access paths
Different stages of the pipeline perform
simultaneous accesses to memory. This Harvard style
of architecture can either be used with two
completely different memory spaces.
Program Memory is implemented as a ROM. Its
content can be preloaded from the file (containing
instructions encoded in hexadecimal form). In this
paper program memory consists of 23 set of
instructions which is accessed by CPU during
operation.
Data Memory is implemented as RAM. Memory
model pre-loads initial data from the Reg file and
dumps its content into file after the simulation is
finished.
8. Design of the ROM
The CPU has a built in ROM which enables
us to program simple code and execute it. The List of
signals in the ROM is: 1. Address: address sent by
the control unit. 2. Data out: the data that is contained
the given address. 3. Clk: the main clock signal. 6.
Reset: the initial reset signal.ROM consists of 23 set
of instructions.
9. Instruction set and instruction formats
4. Rakesh M.R e al. Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 5( Version 1), May 2014, pp.116-121
www.ijera.com 119 | P a g e
The various instructions performed by the
processor such as: Arithmetic, Logical, data
processing, data movement, branch, shift.
Branch instructions:
Branch instructions are used to break the
sequence of instructions. A branch instruction
requires two pieces of information that the processor
must determine before executing the instruction,
whether the branch is to be taken and the branch
target address. The one basic types of braches in a
this processor are conditional (such as decisions). In
this designed CPU five types of branch instructions
are taken for process.
Load/Store machine instructions:
If the instruction is a load, then read from
memory using the effective address computed in the
previous cycle. If it is a store, then the data from the
second register read from the register file is written
into memory using the effective address.
RISC Processor Instruction formats: Register.
Addressing modes are aspects of the instruction set
architecture in most central processing unit (CPU)
designs. The different addressing modes in an
instruction set architecture define how machine
language instructions in that architecture identify the
operand (or operands) of each instruction. The
addressing mode used in proposed method is:
Register addressing mode. 17 bit address with opcode
of 5bit and three operands each of 4 bits. The data
width, status register, program counter are of 8 bit. 23
instructions are used in this processor and taken in
ROM memory of this processor.
The instruction format is of register type and is
shown in Figure4. Instruction of 17 bit with opcode
5bit and three operands of each 4 bit.
Fig4: instruction format for sinle RISC processor
The opcode and corresponding operation is
shown in Figure5. The opcode of 5 bit starts from
00000 to 10110 is considered in this design.
Fig5: Instruction set of Processor
The power analysis for the proposed CPU
architecture design is done by using XPower
analyzer. The clock frequency is taken as 100MHZ.
The Figure6 shows the some specification for power
analysis.
Fig6: specification for power analyzer
III. SIMULATION RESULTS
The single RISC processor or CPU is simulated by
using pipeline concept and Xilinx ISE and Modelsim
simulator is used to get results. The Verilog HDL is
used for designing the CPU. The technology
schematic for single RISC processor obtained in
Xilinx is shown in Figure7. The RTL schematic for
single RISC processor obtained in Xilinx is shown in
Figure8.
Fig7: Technological schematic of single RISC
processor
Fig8: RTL schematic of single RISC processor
5. Rakesh M.R e al. Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 5( Version 1), May 2014, pp.116-121
www.ijera.com 120 | P a g e
The simulation waveform for Single CPU is
obtained by using Modelsim is shown in Figure9.
Here there is a five input such as clock (1bit), reset
(1bit), input1 (8 bit), input2 (8 bit), ram data (8 bit).
The data read from ram by using load instruction.
The output are op (8 bit), ram write (8 bit).
Fig9: Simulation waveform for single RISC
processor
The design summary shows how much used
from total amount and it shown in terms of numbers.
Utilization of different parts in terms of percentage is
shown in Figure10.
Fig10: Design summary of CPU
The Figure11 shows the power analysis
report for proposed architecture of CPU and it can be
getting by using XPower analyzer in Xilinx. It shows
how much power each part in our design will be
going to use.
Fig11: Results obtained during power analysis power
analysis
IV. ADVANTAGES &
DISADVANTAGES
Advantages of the processor are following:
It has been designed to perform a small set
Instructions, with the aim of increasing the overall
speed of the processor. The design is an attempt to
reduce the instruction time by simplifying the
instruction set of the processor. Disadvantages of the
processor are following: It is used were simple
operations are required for processing data; complex
operations like floating point addition etc. are not
performed.
V. CONCLUSION
17 bit address RISC Processor core has been
design and simulated in Xilinx ise13.1. The design
has been achieved using Verilog and simulated with
Modelsim simulator. Most of the goals were achieved
and simulation shows that the processor is working
perfectly, Future work will be added by increasing
the number of instructions and make a pipelined
design with less clock cycles per instruction and
more improvement can be added in the future work.
REFERENCES
[1] R. Uma, “Design and Performance Analysis
of 8-bit RISC Processor using Xilinx Tool”,
International Journal of Engineering
Research and Applications (IJERA), Vol. 2,
Issue 2, Mar-Apr 2012, pp.053-058
[2] Galani Tina G., Riya Saini and
R.D.Daruwala, “Design and Implementation
of 32 – bit RISC Processor using Xilinx”
International Journal of Emerging Trends in
Electrical and Electronics (IJETEE ), Vol.
5, Issue. 1, July-2013.
[3] Galani Tina R.D.Daruwala, February 2013,
“ Performance Improvement of MIPS
Architecture by Adding New Features” Tina
et al., International Journal of Advanced
Research in Computer Science and Software
Engineering 3(2), February - 2013, pp. 1-6
[4] Samiappa Sakthikumaran,S.Salivahanan and
V.S.Kaanchana Bhaaskaran , “16-Bit RISC
Processor Design For Convolution
Application”, IEEE International
Conference on Recent Trends In Information
Technology, pp.394-397, June 2011.
[5] Rohit Sharma, Vivek Kumar Sehgal, Nitin
Nitin1, Pranav Bhasker, Ishita Verma ,
2009, “Design And Implementation Of 64-
Bit RISC Processor Using VHDL”, UKSim :
11th International Conference on Computer
Modeling And Simulation, pp. 568 – 573.
[6] Rupali S. Balpande and Rashmi S.
Keote.2011, “Design of FPGA based
Instruction Fetch & Decode Module of 32-
bit RISC (MIPS) Processor”, International
Conference on Communication Systems and
Network Technologies, pp. 409 – 413
[7] Xiao Li, Longwei Ji, Bo Shen, Wenhong Li,
Qianling Zhang, “VLSI implementation of a
High-performance 32-bit RISC
Microprocessor”, IEEE 2002 International
Conference on Communications, Circuits
6. Rakesh M.R e al. Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 5( Version 1), May 2014, pp.116-121
www.ijera.com 121 | P a g e
and Systems and West Sino Expositions,
Volume 2, 2002 ,pp.1458 – 1461.
BIOGRAPHIES
Mr. Rakesh M.R received his B.E
degree in Electronics and
Communication from KVG College
of Engineering Sullia in 2012.
Currently he is pursuing M.Tech
degree in Electronics at Canara
Engineering College, Mangalore.
His areas of interest are VLSI and Image Processing.
Mr. Ajeya B. Obtained his M.Tech
degree in Digital Electronics and
Communication from NMAM
Institute of technology, Nitte in
2010 and B.E. degree from UBDT
College of Engineering, Davangere
in 2007. Currently he is working as
an Asst. Professor in the Department of E&C, Canara
Engineering College, Mangalore. His areas of interest
include Wireless Sensor Networks, Cryptography and
Digital Communication.
Mr. Mohan A.R received his
M.Tech degree in VLSI Design and
Embedded Systems from SJB
Institute of technology, Bangalore
in 2011 and B.E. degree from
Coorg Institute of Technology,
Ponnampet in 2007. Currently he is working as an
Asst. Professor in the Department of E&C, Canara
Engineering College, Mangalore. His area of interest
is Digital VLSI Design.