This document summarizes research on integrating a thulium silicate (TmSiO) interfacial layer (IL) in high-k/metal gate MOSFETs to improve electron and hole mobility. TmSiO was formed using atomic layer deposition and annealed to achieve a thickness of 0.8nm. This IL was integrated with hafnium dioxide and titanium nitride layers in a gate-last CMOS process. Electrical characterization showed the TmSiO IL achieved low EOT of 0.65nm for NFETs and 0.8nm for PFETs while maintaining good uniformity and low hysteresis. Mobility was improved by 20% for NFETs and 15%