SlideShare a Scribd company logo
Course Name: COMPUTER FUNDAMENTAL
Lesson 3.1
LOGIC FUNDAMENTALS
Presented by
MIR ANUPAM HOSSAIN AKIB
Department of Software Engineering
ID: 191-35-2640, 28th Batch
3.1.1 INTRODUCTION
Data and control instructions move inside a computer by means of pulse of
electricity
Pulses of electricity are called digital signals.
George Boole introduced the concept of binary system in 1854
A logic gate is a circuit which uses digital signals as its inputs and outputs.
HIGH and LOW levels of a pulse can also be represented by binary 1 or 0
respectively
3.1.2 LOGIC GATES
# Primary Logic Gates:
❖ OR
❖ AND
❖ NOT
# Secondary Logic Gates:
▪ NAND
▪ NOR
▪ EXOR
▪ EXNOR
PRIMARY LOGIC GATE
3.1.2 Logic Gates
3.1.2 LOGIC GATES (Primary)
OR Gate:
• OR operation is denoted by (+) A B Y = A+B
0 0 0
0 1 1
1 0 1
1 1 1
• A HIGH (1) output results if one or all the inputs of the gate are HIGH (1).
• If neither input is HIGH, a LOW output results.
Truth Table of OR Gate
3.1.2 LOGIC GATES (Primary)
AND Gate:
• AND operation is denoted by multiple (*)
A B Y = A.B
0 0 0
0 1 0
1 0 0
1 1 1
• A HIGH (1) output results if all the inputs of the gate are HIGH (1).
• If one input is LOW (0) then a LOW output results.
Truth Table of AND Gate
A
B
Y=A.B
3.1.2 LOGIC GATES (Primary)
NOT Gate:
• The NOT gate produces an inverted version of the input at its output
• It is also known as an inverter.
• If the input variable is A, the inverted output is called NOT A
Truth Table of NOT Gate
A Y = ഥ𝑨
0 1
1 0
SECONDARY LOGIC GATE
3.1.2 Logic Gates
3.1.2 LOGIC GATES (Secondary)
NAND Gate:
Truth Table of NAND Gate
NOT + AND = NAND ☺
Y = 𝑨𝑩
A B Y = 𝑨𝑩
0 0 1
0 1 1
1 0 1
1 1 0
▪ This is equivalent to an AND gate followed by a NOT gate.
▪ The output of a NAND gate is high if any one of the inputs is low or all the inputs are low
▪ The symbol is an AND gate with a small circle on the output. The small circle represents
invertion.
3.1.2 LOGIC GATES (Secondary)
NOR Gate:
Truth Table of NOR Gate
NOT + OR = NOR ☺
Y = 𝑨 + 𝑩
A B Y = 𝑨 + 𝑩
0 0 1
0 1 0
1 0 0
1 1 0
▪ This is equivalent to an OR gate followed by a NOT gate.
▪ The output of a NOR gate is LOW if any one of the inputs is HIGH or all the inputs are
HIGH
▪ The symbol is an OR gate with a small circle on the output. The small circle represents
invertion.
3.1.2 LOGIC GATES (Secondary)
EXOR (Exclusive-OR) Gate:
Truth Table of EXOR Gate
A B Y = A ⊕ B
0 0 0
0 1 1
1 0 1
1 1 0
❖ The ‘Exclusive-OR’ gate is a circuit which will give a high output if either, but
not both, of its two inputs are high.
❖ An encircled plus sign is used to show the EXOR operation.
A
B
Y = A ⊕ B
3.1.2 LOGIC GATES (Secondary)
EXNOR (Exclusive-NOR) Gate:
Truth Table of EXNOR Gate
A B Y = A ⊕ B
0 0 1
0 1 0
1 0 0
1 1 1
❖ The ‘Exclusive-NOR’ gate circuit does the opposite to the EXOR gate
❖ It will give a low output if either, but not both, of its two inputs are high.
❖ The symbol is an EXOR gate with a small circle on the output.
A
B
Y = A ⊕ B
BOOLEAN THEOREMS
3.1.3 Boolean Theorems
3.1.3 BOOLEAN THEOREMS
Logic circuits can be simplified by Boolean algebra and simplification of logic functions
and logic circuits is an important application of Boolean algebra. Important Boolean
Theorems are given in the table.
Theorems based on AND logic Example
1. A.0 = 0 1.0 = 0
0.0 = 0
2. A.1 = A 1.1 = 1
0.1 = 0
3. A.A = A 1.1 = 1
0.0 = 0
4. A. ഥ𝑨 = 0 1.0 = 0
0.1 = 0
5. A.B = B.A [Commutative Law]
6. A.B.C = (A.B).C = A.(B.C) [Associative Law]
3.1.3 BOOLEAN THEOREMS
Theorems based on OR logic Example
1. A + 0 = A 1 + 0 = 1
0 + 0 = 0
2. A + 1 = 1 1 + 1 = 1
0 + 1 = 1
3. AA = A 1 + 1 = 1
0 + 0 = 0
4. A + ഥ𝑨 = 1 1 + 0 = 1
0 + 1 = 1
5. A+B = B+A [Commutative Law]
6. A+B+C = (A+B)+C = A+(B+C) [Associative Law]
3.1.3 BOOLEAN THEOREMS
Distributed Law
1. A.(B+C) = A.B + A.C
2. A+(B.C) = (A+B).(A+C)
Redundancy Law
1. A + (A.B) = A
2. A.(A + B) = A
3.1.3 BOOLEAN THEOREMS
Example: Simplify Y = A . (B + C) . ഥ𝑨 . B . D
Given,
Y = A . (B + C) . ഥ𝑨 . B . D
= A . ഥ𝑨 . (B + C) . B . D
= 0 [As A . ഥ𝑨 = 0] (answer)
Your Work:
Simplify it, Y = (A + B) . (A + B) + C
DE MORGAN’S THEOREMS
3.1.4 De Morgan’s Theorems
3.1.4 DE MORGAN’S THEOREMS
French Mathematics De Morgan formulated two theorems in 1953 and the known as
De Morgan’s theorems. For two variables, De Morgan’s theorem can be written as
𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩
𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩
For three variables, it can be written as
𝑨 + 𝑩 + 𝑪 = ഥ𝑨 . ഥ𝑩 . ഥ𝑪
𝑨. 𝑩. 𝑪 = ഥ𝑨 + ഥ𝑩 + ഥ𝑪
3.1.4 DE MORGAN’S THEOREMS
A B 𝑨 + 𝑩 ഥ𝑨 . ഥ𝑩 Remark 𝑨. 𝑩 ഥ𝑨 + ഥ𝑩 Remark
0 0 1 1 1 1
0 1 0 0 1 1
1 0 0 0 1 1
1 1 0 0 0 0
De Morgan’s
theorem
𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩
Is verified
De Morgan’s
theorem
𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩
Is verified
The proof of the De Morgan’s theorems for two variables using
truth table is as follows
UNIVERSALITY OF NAND & NOR GATES
3.1.5 Universality Of NAND & NOR Gates
3.1.5 UNIVERSALITY OF NAND & NOR GATES
Any logic can be realized by OR, AND and NOT gates. But it is possible to realize
any logic circuit by using only NAND or NOR gates.
Realization of primary logic gates by using NAND gates only
NOT gate AND gate OR gate
3.1.5 UNIVERSALITY OF NAND & NOR GATES
Any logic can be realized by OR, AND and NOT gates. But it is possible to realize
any logic circuit by using only NAND or NOR gates.
Realization of primary logic gates by using NOR gates only
NOT gate AND gate
SOME QUESTIONS
3.1.7 SOME QUESTIONS (PRACTICE)
1. An OR function is denoted by_________.
a) X
b) .
c) /
d) +
2. The primary gates are_______.
a) OR, AND, NAND
b) NOR, NOT, AND
c) OR, AND, NOT
d) NOR, NAND, EX-OR
3. The pulses of electricity represents_________ signal.
a) Voltage
b) Analog
c) Current
d) Digital
✓
✓
✓
THANK YOU

More Related Content

What's hot

Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)
Frankie Jones
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
priyanka bisarya
 
Logic Gates O level Past Papers questions
Logic Gates O level Past Papers questionsLogic Gates O level Past Papers questions
Logic Gates O level Past Papers questions
cvcvvc
 
Name dld preparation
Name dld preparationName dld preparation
Name dld preparation
Padam Rai
 
Chapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and GatesChapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and Gates
SSE_AndyLi
 
Logic gates
Logic gatesLogic gates
Digital logic
Digital logicDigital logic
Digital logic
Md Shohel Rana
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
Lekashri Subramanian
 
Number system logic gates
Number system logic gatesNumber system logic gates
Number system logic gates
Jaipal Dhobale
 
EASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic CircuitEASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic Circuit
soulstalker
 
Dpsd lecture-notes
Dpsd lecture-notesDpsd lecture-notes
Dpsd lecture-notes
AVC College of Engineering
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
Unsa Shakir
 
Lec 2 digital basics
Lec 2 digital basicsLec 2 digital basics
Lec 2 digital basics
university of education,Lahore
 
Ch1 2
Ch1 2Ch1 2
Ch1 2
rohity7
 
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic GatesFYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
Arti Parab Academics
 
Digital logic
Digital logicDigital logic
Digital logic
Madhu Bala
 
2 port network
2 port network2 port network
2 port network
mihir jain
 
Logic circuit2017
Logic circuit2017Logic circuit2017
Logic circuit2017
Lhorelie Arcega
 
EE8351 DLC
EE8351 DLCEE8351 DLC
EE8351 DLC
rmkceteee
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gates
Imran Waris
 

What's hot (20)

Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)Chapter 2 Boolean Algebra (part 2)
Chapter 2 Boolean Algebra (part 2)
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Logic Gates O level Past Papers questions
Logic Gates O level Past Papers questionsLogic Gates O level Past Papers questions
Logic Gates O level Past Papers questions
 
Name dld preparation
Name dld preparationName dld preparation
Name dld preparation
 
Chapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and GatesChapter 02 Logic Functions and Gates
Chapter 02 Logic Functions and Gates
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
 
Number system logic gates
Number system logic gatesNumber system logic gates
Number system logic gates
 
EASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic CircuitEASA Part 66 Module 5.5 : Logic Circuit
EASA Part 66 Module 5.5 : Logic Circuit
 
Dpsd lecture-notes
Dpsd lecture-notesDpsd lecture-notes
Dpsd lecture-notes
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
Lec 2 digital basics
Lec 2 digital basicsLec 2 digital basics
Lec 2 digital basics
 
Ch1 2
Ch1 2Ch1 2
Ch1 2
 
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic GatesFYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
FYBSC IT Digital Electronics Unit II Chapter I Boolean Algebra and Logic Gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
2 port network
2 port network2 port network
2 port network
 
Logic circuit2017
Logic circuit2017Logic circuit2017
Logic circuit2017
 
EE8351 DLC
EE8351 DLCEE8351 DLC
EE8351 DLC
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gates
 

Similar to Presentation on Logic Fundamental by Anupam

Boolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computerBoolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computer
itxminahil29
 
BOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.pptBOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.ppt
dhanamalathieee
 
Chapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptxChapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptx
HazardRhenz1
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
RithinA1
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptx
ProfVilasShamraoPati
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
ChristianVelchez2
 
Boolean Algebra.pptx
 Boolean Algebra.pptx Boolean Algebra.pptx
Boolean Algebra.pptx
ASHISHKUMAR15680
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
DamotTesfaye
 
class xi pptx-1.pptx
class xi pptx-1.pptxclass xi pptx-1.pptx
class xi pptx-1.pptx
PriyanshuGumber1
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
MuruganandhanD
 
Logic gates (1)
Logic gates (1)Logic gates (1)
Logic gates (1)
zzzzzzzakia
 
Chapter 5 boolean algebra
Chapter 5 boolean algebraChapter 5 boolean algebra
Chapter 5 boolean algebra
Praveen M Jigajinni
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
Arriz San Juan
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
Youngik Song
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
chauhankapil
 
combinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptxcombinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptx
NadzlinIbrahim3
 
BooleanAlgebra.pptx
BooleanAlgebra.pptxBooleanAlgebra.pptx
BooleanAlgebra.pptx
RKJain41
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
WilliamJosephat1
 
Logic Gates (1).ppt
Logic Gates (1).pptLogic Gates (1).ppt
Logic Gates (1).ppt
ShannykumarSingh
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
Samuel Igbanogu
 

Similar to Presentation on Logic Fundamental by Anupam (20)

Boolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computerBoolean Aljabra.pptx of dld and computer
Boolean Aljabra.pptx of dld and computer
 
BOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.pptBOOLEAN ALGEBRA & LOGIC GATES.ppt
BOOLEAN ALGEBRA & LOGIC GATES.ppt
 
Chapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptxChapter 2 Boolean Algebra.pptx
Chapter 2 Boolean Algebra.pptx
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptx
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
 
Boolean Algebra.pptx
 Boolean Algebra.pptx Boolean Algebra.pptx
Boolean Algebra.pptx
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
class xi pptx-1.pptx
class xi pptx-1.pptxclass xi pptx-1.pptx
class xi pptx-1.pptx
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
 
Logic gates (1)
Logic gates (1)Logic gates (1)
Logic gates (1)
 
Chapter 5 boolean algebra
Chapter 5 boolean algebraChapter 5 boolean algebra
Chapter 5 boolean algebra
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
Computer circuit logic
Computer circuit logicComputer circuit logic
Computer circuit logic
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
combinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptxcombinational _logic_circuit_digital.pptx
combinational _logic_circuit_digital.pptx
 
BooleanAlgebra.pptx
BooleanAlgebra.pptxBooleanAlgebra.pptx
BooleanAlgebra.pptx
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Logic Gates (1).ppt
Logic Gates (1).pptLogic Gates (1).ppt
Logic Gates (1).ppt
 
Logic gates i & ii
Logic gates i & iiLogic gates i & ii
Logic gates i & ii
 

Recently uploaded

1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
MadhavJungKarki
 
Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...
Prakhyath Rai
 
Height and depth gauge linear metrology.pdf
Height and depth gauge linear metrology.pdfHeight and depth gauge linear metrology.pdf
Height and depth gauge linear metrology.pdf
q30122000
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
VANDANAMOHANGOUDA
 
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
nedcocy
 
TIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptxTIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptx
CVCSOfficial
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
PreethaV16
 
Blood finder application project report (1).pdf
Blood finder application project report (1).pdfBlood finder application project report (1).pdf
Blood finder application project report (1).pdf
Kamal Acharya
 
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
shadow0702a
 
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
ijseajournal
 
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptxSENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
b0754201
 
Object Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOADObject Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOAD
PreethaV16
 
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
ydzowc
 
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
ecqow
 
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
PriyankaKilaniya
 
An Introduction to the Compiler Designss
An Introduction to the Compiler DesignssAn Introduction to the Compiler Designss
An Introduction to the Compiler Designss
ElakkiaU
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
aryanpankaj78
 
Introduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.pptIntroduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.ppt
Dwarkadas J Sanghvi College of Engineering
 
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
upoux
 
Mechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdfMechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdf
21UME003TUSHARDEB
 

Recently uploaded (20)

1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
1FIDIC-CONSTRUCTION-CONTRACT-2ND-ED-2017-RED-BOOK.pdf
 
Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...
 
Height and depth gauge linear metrology.pdf
Height and depth gauge linear metrology.pdfHeight and depth gauge linear metrology.pdf
Height and depth gauge linear metrology.pdf
 
ITSM Integration with MuleSoft.pptx
ITSM  Integration with MuleSoft.pptxITSM  Integration with MuleSoft.pptx
ITSM Integration with MuleSoft.pptx
 
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
 
TIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptxTIME TABLE MANAGEMENT SYSTEM testing.pptx
TIME TABLE MANAGEMENT SYSTEM testing.pptx
 
OOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming languageOOPS_Lab_Manual - programs using C++ programming language
OOPS_Lab_Manual - programs using C++ programming language
 
Blood finder application project report (1).pdf
Blood finder application project report (1).pdfBlood finder application project report (1).pdf
Blood finder application project report (1).pdf
 
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
Use PyCharm for remote debugging of WSL on a Windo cf5c162d672e4e58b4dde5d797...
 
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...Call For Paper -3rd International Conference on Artificial Intelligence Advan...
Call For Paper -3rd International Conference on Artificial Intelligence Advan...
 
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptxSENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
 
Object Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOADObject Oriented Analysis and Design - OOAD
Object Oriented Analysis and Design - OOAD
 
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
 
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
一比一原版(CalArts毕业证)加利福尼亚艺术学院毕业证如何办理
 
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
 
An Introduction to the Compiler Designss
An Introduction to the Compiler DesignssAn Introduction to the Compiler Designss
An Introduction to the Compiler Designss
 
Digital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptxDigital Twins Computer Networking Paper Presentation.pptx
Digital Twins Computer Networking Paper Presentation.pptx
 
Introduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.pptIntroduction to Computer Networks & OSI MODEL.ppt
Introduction to Computer Networks & OSI MODEL.ppt
 
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
一比一原版(uofo毕业证书)美国俄勒冈大学毕业证如何办理
 
Mechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdfMechanical Engineering on AAI Summer Training Report-003.pdf
Mechanical Engineering on AAI Summer Training Report-003.pdf
 

Presentation on Logic Fundamental by Anupam

  • 1. Course Name: COMPUTER FUNDAMENTAL Lesson 3.1 LOGIC FUNDAMENTALS Presented by MIR ANUPAM HOSSAIN AKIB Department of Software Engineering ID: 191-35-2640, 28th Batch
  • 2. 3.1.1 INTRODUCTION Data and control instructions move inside a computer by means of pulse of electricity Pulses of electricity are called digital signals. George Boole introduced the concept of binary system in 1854 A logic gate is a circuit which uses digital signals as its inputs and outputs. HIGH and LOW levels of a pulse can also be represented by binary 1 or 0 respectively
  • 3. 3.1.2 LOGIC GATES # Primary Logic Gates: ❖ OR ❖ AND ❖ NOT # Secondary Logic Gates: ▪ NAND ▪ NOR ▪ EXOR ▪ EXNOR
  • 5. 3.1.2 LOGIC GATES (Primary) OR Gate: • OR operation is denoted by (+) A B Y = A+B 0 0 0 0 1 1 1 0 1 1 1 1 • A HIGH (1) output results if one or all the inputs of the gate are HIGH (1). • If neither input is HIGH, a LOW output results. Truth Table of OR Gate
  • 6. 3.1.2 LOGIC GATES (Primary) AND Gate: • AND operation is denoted by multiple (*) A B Y = A.B 0 0 0 0 1 0 1 0 0 1 1 1 • A HIGH (1) output results if all the inputs of the gate are HIGH (1). • If one input is LOW (0) then a LOW output results. Truth Table of AND Gate A B Y=A.B
  • 7. 3.1.2 LOGIC GATES (Primary) NOT Gate: • The NOT gate produces an inverted version of the input at its output • It is also known as an inverter. • If the input variable is A, the inverted output is called NOT A Truth Table of NOT Gate A Y = ഥ𝑨 0 1 1 0
  • 9. 3.1.2 LOGIC GATES (Secondary) NAND Gate: Truth Table of NAND Gate NOT + AND = NAND ☺ Y = 𝑨𝑩 A B Y = 𝑨𝑩 0 0 1 0 1 1 1 0 1 1 1 0 ▪ This is equivalent to an AND gate followed by a NOT gate. ▪ The output of a NAND gate is high if any one of the inputs is low or all the inputs are low ▪ The symbol is an AND gate with a small circle on the output. The small circle represents invertion.
  • 10. 3.1.2 LOGIC GATES (Secondary) NOR Gate: Truth Table of NOR Gate NOT + OR = NOR ☺ Y = 𝑨 + 𝑩 A B Y = 𝑨 + 𝑩 0 0 1 0 1 0 1 0 0 1 1 0 ▪ This is equivalent to an OR gate followed by a NOT gate. ▪ The output of a NOR gate is LOW if any one of the inputs is HIGH or all the inputs are HIGH ▪ The symbol is an OR gate with a small circle on the output. The small circle represents invertion.
  • 11. 3.1.2 LOGIC GATES (Secondary) EXOR (Exclusive-OR) Gate: Truth Table of EXOR Gate A B Y = A ⊕ B 0 0 0 0 1 1 1 0 1 1 1 0 ❖ The ‘Exclusive-OR’ gate is a circuit which will give a high output if either, but not both, of its two inputs are high. ❖ An encircled plus sign is used to show the EXOR operation. A B Y = A ⊕ B
  • 12. 3.1.2 LOGIC GATES (Secondary) EXNOR (Exclusive-NOR) Gate: Truth Table of EXNOR Gate A B Y = A ⊕ B 0 0 1 0 1 0 1 0 0 1 1 1 ❖ The ‘Exclusive-NOR’ gate circuit does the opposite to the EXOR gate ❖ It will give a low output if either, but not both, of its two inputs are high. ❖ The symbol is an EXOR gate with a small circle on the output. A B Y = A ⊕ B
  • 14. 3.1.3 BOOLEAN THEOREMS Logic circuits can be simplified by Boolean algebra and simplification of logic functions and logic circuits is an important application of Boolean algebra. Important Boolean Theorems are given in the table. Theorems based on AND logic Example 1. A.0 = 0 1.0 = 0 0.0 = 0 2. A.1 = A 1.1 = 1 0.1 = 0 3. A.A = A 1.1 = 1 0.0 = 0 4. A. ഥ𝑨 = 0 1.0 = 0 0.1 = 0 5. A.B = B.A [Commutative Law] 6. A.B.C = (A.B).C = A.(B.C) [Associative Law]
  • 15. 3.1.3 BOOLEAN THEOREMS Theorems based on OR logic Example 1. A + 0 = A 1 + 0 = 1 0 + 0 = 0 2. A + 1 = 1 1 + 1 = 1 0 + 1 = 1 3. AA = A 1 + 1 = 1 0 + 0 = 0 4. A + ഥ𝑨 = 1 1 + 0 = 1 0 + 1 = 1 5. A+B = B+A [Commutative Law] 6. A+B+C = (A+B)+C = A+(B+C) [Associative Law]
  • 16. 3.1.3 BOOLEAN THEOREMS Distributed Law 1. A.(B+C) = A.B + A.C 2. A+(B.C) = (A+B).(A+C) Redundancy Law 1. A + (A.B) = A 2. A.(A + B) = A
  • 17. 3.1.3 BOOLEAN THEOREMS Example: Simplify Y = A . (B + C) . ഥ𝑨 . B . D Given, Y = A . (B + C) . ഥ𝑨 . B . D = A . ഥ𝑨 . (B + C) . B . D = 0 [As A . ഥ𝑨 = 0] (answer) Your Work: Simplify it, Y = (A + B) . (A + B) + C
  • 18. DE MORGAN’S THEOREMS 3.1.4 De Morgan’s Theorems
  • 19. 3.1.4 DE MORGAN’S THEOREMS French Mathematics De Morgan formulated two theorems in 1953 and the known as De Morgan’s theorems. For two variables, De Morgan’s theorem can be written as 𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩 𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩 For three variables, it can be written as 𝑨 + 𝑩 + 𝑪 = ഥ𝑨 . ഥ𝑩 . ഥ𝑪 𝑨. 𝑩. 𝑪 = ഥ𝑨 + ഥ𝑩 + ഥ𝑪
  • 20. 3.1.4 DE MORGAN’S THEOREMS A B 𝑨 + 𝑩 ഥ𝑨 . ഥ𝑩 Remark 𝑨. 𝑩 ഥ𝑨 + ഥ𝑩 Remark 0 0 1 1 1 1 0 1 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 0 De Morgan’s theorem 𝑨 + 𝑩 = ഥ𝑨 . ഥ𝑩 Is verified De Morgan’s theorem 𝑨. 𝑩 = ഥ𝑨 + ഥ𝑩 Is verified The proof of the De Morgan’s theorems for two variables using truth table is as follows
  • 21. UNIVERSALITY OF NAND & NOR GATES 3.1.5 Universality Of NAND & NOR Gates
  • 22. 3.1.5 UNIVERSALITY OF NAND & NOR GATES Any logic can be realized by OR, AND and NOT gates. But it is possible to realize any logic circuit by using only NAND or NOR gates. Realization of primary logic gates by using NAND gates only NOT gate AND gate OR gate
  • 23. 3.1.5 UNIVERSALITY OF NAND & NOR GATES Any logic can be realized by OR, AND and NOT gates. But it is possible to realize any logic circuit by using only NAND or NOR gates. Realization of primary logic gates by using NOR gates only NOT gate AND gate
  • 25. 3.1.7 SOME QUESTIONS (PRACTICE) 1. An OR function is denoted by_________. a) X b) . c) / d) + 2. The primary gates are_______. a) OR, AND, NAND b) NOR, NOT, AND c) OR, AND, NOT d) NOR, NAND, EX-OR 3. The pulses of electricity represents_________ signal. a) Voltage b) Analog c) Current d) Digital ✓ ✓ ✓