SlideShare a Scribd company logo
Elghayyaty Mohamed et al. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 2, ( Part -2) February 2017, pp.52-54
www.ijera.com DOI: 10.9790/9622- 0702025254 52 | P a g e
Performance Study of BCH Error Correcting Codes Using the Bit
Error Rate Term BER
Elghayyaty Mohamed1
, Hadjoudja Abdelkader2
, Omar Mouhib2
,
El Habti El IdrissiAnas2
, mahjoub chakir1
1
(Laboratory of the sciences of the engineer and modeling. Faculty of Sciences, University Ibn Tofail Kenitra,
Morocco)
2
(Laboratory of Electrical Engineering and Energy System. Faculty of Sciences, University Ibn Tofail Kenitra,
Morocco
ABSTRACT
The quality of a digital transmission is mainly dependent on the amount of errors introduced into the
transmission channel. The codes BCH (Bose-Chaudhuri-Hocquenghem) are widely used in communication
systems and storage systems. In this paper a Performance study of BCH error correcting codes is proposed. This
paper presents a comparative study of performance between the Bose-Chaudhuri-Hocquenghem codes BCH (15,
7, 2) and BCH (255, 231, 3) using the bit error rate term (BER). The channel and the modulation type are
respectively AWGN and PSK where the order of modulation is equal to 2. First, we generated and simulated the
error correcting codes BCH (15, 7, 2) and BCH (255, 231, 3) using Math lab simulator. Second, we compare the
two codes using the bit error rate term (BER), finally we conclude the coding gain for a BER = 10-4.
Keywords: Bose-Chaudhuri-Hocquenghem codes, Math lab simulator, bit error rate, AWGN channel,
Performance
I. INTRODUCTION
Communication technologies are widely
used these days. Due to the growing percentage of
people using these technologies, methods are needed
to increase the transmission rate without reducing
the quality [1].Many digital signaling applications in
broadcasting use Forward Error Correction, a
technique in which redundant information is added
to the signal to allow the receiver to detect and
correct errors that may have occurred in
transmission. There are different types of error
correcting codes based on the type of error expected,
expected error rate of the communication medium,
and whether re-transmission is possible or not. Few
of them are BCH, Turbo, Reed Solomon, Hamming
and LDPC. These codes differ from each other in
their implementation and complexity[2]. In 1960s
Bose,Ray–Chaudhuri, Hocquenghem, independently
invented BCH codes. They are powerful class of
cyclic codes with multiple errors correcting
capability and well defined mathematical properties.
The Galois Field or Finite Field Theory defines the
mathematical properties of BCH codes [3]. The aim
of this work is to make a Comparative Performance
Analysis of Bose-Chaudhuri-Hocquenghem codes
BCH (15, 7, 2) and BCH (255, 231, 3) using the bit
error rate term (BER) and signal energy -to- noise
power density ratio (Eb / No). The rest of the paper
is organized as follows. Section II describes the
BCH encoder and illustrates the decoding process.
Section III presents a comparison study of
performances between BCH (15, 7, 2) and BCH
(255, 231, 3) using the bit error rate (BER). Finally,
the concluding remarks are given in Section IV.
II. BACKGROUND AND RELATED
WORK
2.1. BCH encoder
BCH (Bose – Chaudhuri - Hocquenghem)
Codes form a large class of multiple random error-
correcting codes.BCH Code is a generalized form of
Hamming Code. The possible BCH codes for m>=3
and t<2m-1 are:
 Block length: n=2m-1
 Parity check bits: n-k<=mt
 Minimum distance: d>= 2t+1
Achieving the BCH codes is as follows:
1. Build the body of the Galois GF (qm)
Error correcting codes operate over a large
extent on powerful algebraic structures called finite
fields. A finite field is often known as Galois field
after Pierre Galois, the French mathematician. A
field is one in which addition, subtraction,
multiplication and division can be performed on the
field elements and thereby obtaining another element
within the set itself. A finite field always contains a
finite number of elements and it must be a prime
power, say q = pr, where p is prime. There exists a
field of order q for each prime power q = pr and it is
RESEARCH ARTICLE OPEN ACCESS
Elghayyaty Mohamed et al. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 2, ( Part -2) February 2017, pp.52-54
www.ijera.com DOI: 10.9790/9622- 0702025254 53 | P a g e
unique. In Galois field GF(q), the elements can take
this q different values.
We are exploiting the following properties of a finite
field:
a. Addition and multiplication operations are
defined.
b. The result of addition or multiplication of two
elements is always an element in the field.
c. Zero is an element in the field, such that a + 0 =
a for any element a in the field.
d. Unity is an element in the field, such that a • 1 =
a for any element a in the field.
2. Determine a primitive polynomial using the nth
root α in the Galois field GF (qm)
3. Choose 2t = γ -1 α consecutive power.
4. Build generator polynomial g (x) as the least
common multiple LCM of minimal polynomials
associated with the power to choose α.
2.2. BCH decoder
Three main steps for BCH decoding are represented
as follows [4]:
 Step1: Computation of syndromes.
 Step2: Berlekamp-Massey algorithm.
 Step3: Detection of error position using Chien
Search Block.
a. Syndrome Block
The BCH code is characterized as (n, k, t),
where n is the code length, k is the data length, and t
is the error correction capability. The n-bit code
word ( ) can be interpreted as a
received polynomial [5], =
+ .In Syndrome
Calculation, 2t syndromes are computed using the
following equation:
= = =
+
The syndrome calculator block provides
two results. The first result is whether the received
code word is correct. The second result provides the
syndrome polynomial which will be used to correct
the code word if the code word is erroneous. The
most common algorithm to perform the syndrome
calculation needs 2t basic cells as defined in
Fig.1.Where 1 i≤2t.For each Syndrome Si, where
1 i≤ 2t, n iterations or computations are needed to
compute the Syndrome Polynomial. All the
syndrome coefficients will be equal to 0 if the
received code word is correct with at least one
coefficient different from 0 if the code word is not
correct [6].
Figure.1. Basic syndrome calculator cell
b. Berlekamp-Massey algorithm
Berlekamp-Massey algorithm consists of a
series of steps based on improving an approximation
to the error locator polynomial Ʌ (x) using a
correction polynomial C (x) and the Syndrome
values Si as inputs where: 1 i≤2t. It also requires a
step parameter K and a parameter L which tracks the
order of the equation.
c. Chien Search Block
This algorithm can detect the error position
by calculating Ʌ (α-i
) where 0 ≤ i ≤ n-1, such as Ʌ
(x) is the error locator polynomial, calculated with
the Euclidean algorithm defined in Fig.2. For the
case of RS (n, k) we must calculate:
Ʌ (α-(n-1)
), Ʌ (α-(n-2)
)… Ʌ (α-1
), Ʌ (α-0
)
If the expression reduces to 0, Ʌ (α-1
) = 0,
then that value of x is a root and identifies the error
position, else the position does not contain an error
[7].
Figure.2. Scheme of Chien Search Block
III. PERFORMANCE STUDY OF BCH
CODES
To analyze the performance using the bit
error rate term (BER) as shown in figure 3, two
codes are presented; BCH (15, 7, 2) and BCH (255,
231, 3). The channel and the modulation type are
respectively AWGN and PSK where the order of
modulation is equal to 2.
Elghayyaty Mohamed et al. Int. Journal of Engineering Research and Application www.ijera.com
ISSN : 2248-9622, Vol. 7, Issue 2, ( Part -2) February 2017, pp.52-54
www.ijera.com DOI: 10.9790/9622- 0702025254 54 | P a g e
Fig.3. performance of BCH (15, 7, 2) and BCH
(255, 231, 3) codes using the bit error rate term
(BER)
The figure 3 shows the performance of two
codes: BCH (15, 7, 2) and BCH (255, 231, 3). One
of length 15, and the other of length 255, it is
observed that the coding gain is 1, 4 dB for a BER =
10-4
when the length of the code word changes from
15 to 255. However, when the code word length
increases, the complexity of calculating and
implementation increases too.
IV. CONCLUSION
In this paper, we have presented a
background and related work of the Bose-
Chaudhuri-Hocquenghem encoder and decoder. This
work is based on a simple comparison of codes BCH
(15, 7, 2) and BCH (255, 231, 3). This study
addressed the performance of BCH codes using the
bit error rate term (BER) and the noise power
density ratio of the signal energy (Eb / No).
REFERENCES
[1]. P. Shrivastava, UP. Singh, Error Detection
and Correction Using Reed-Solomon
Codes, International Journal of Advanced
Research in Computer Science and
Software Engineering, 3(8), 2013, 965–969.
[2]. BBC Research and Development, Reed-
Solomon error correction, British
Broadcasting Corporation, 2002.
[3]. Priya Mathew, Lismi Augustine, Sabarinath
G and Tomson Devis, “Hardware
implementation of BCH (63, 51) encoder
and decoder for WBAN using LFSR and
BMA”,
[4]. El habti El idrissi Anas , ElgouriRachid ,
Ahmed Lichioui and
HlouLaamari,“Performance study and
synthesis of new Error Correcting Codes
RS, BCH and LDPC Using the Bit Error
Rate (BER) and Field-Programmable Gate
Array FPGA”, International Journal of
Computer Science and Network Security,
2016.
[5]. Y. Lee, H. YooAnd Ic. Park, Small-Area
Parallel Syndrome Calculation For Strong
Bch Decoding, IeeeXplore, 2014, 1609-
1612.
[6]. El Habti El Idrissi Anas1, El Gouri
Rachid1, 2, Ahmed Lichioui3, Hlou
Laamari1, “Conception of a new Syndrome
Block for BCH codes with hardware
Implementation on FPGA Card”, Int.
Journal of Engineering Research and
Applications, 2014.
[7]. El Habti El Idrissi Anas1, El Gouri
Rachid1, 2, Hlou Laamari1, “FPGA
Implementation of A New Chien Search
Block for Reed-Solomon Codes RS (255,
239) Used In Digital Video Broadcasting
DVB-T”, Int. Journal of Engineering
Research and Applications, 2014.

More Related Content

What's hot

Design and implementation of log domain decoder
Design and implementation of log domain decoder Design and implementation of log domain decoder
Design and implementation of log domain decoder
IJECEIAES
 
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...
IJERA Editor
 
Fpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoderFpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoder
eSAT Journals
 
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
TELKOMNIKA JOURNAL
 
Fpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoderFpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoder
eSAT Publishing House
 
Error control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codesError control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codes
IAEME Publication
 
Fpga implementation of (15,7) bch encoder and decoder for text message
Fpga implementation of (15,7) bch encoder and decoder for text messageFpga implementation of (15,7) bch encoder and decoder for text message
Fpga implementation of (15,7) bch encoder and decoder for text message
eSAT Journals
 
Arithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued LogicArithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued Logic
VLSICS Design
 
Analysis of LDPC Codes under Wi-Max IEEE 802.16e
Analysis of LDPC Codes under Wi-Max IEEE 802.16eAnalysis of LDPC Codes under Wi-Max IEEE 802.16e
Analysis of LDPC Codes under Wi-Max IEEE 802.16e
IJERD Editor
 
D I G I T A L C O M M U N I C A T I O N S J N T U M O D E L P A P E R{Www
D I G I T A L  C O M M U N I C A T I O N S  J N T U  M O D E L  P A P E R{WwwD I G I T A L  C O M M U N I C A T I O N S  J N T U  M O D E L  P A P E R{Www
D I G I T A L C O M M U N I C A T I O N S J N T U M O D E L P A P E R{Wwwguest3f9c6b
 
MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...
MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...
MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...
cscpconf
 
Low Power FPGA Based Elliptical Curve Cryptography
Low Power FPGA Based Elliptical Curve CryptographyLow Power FPGA Based Elliptical Curve Cryptography
Low Power FPGA Based Elliptical Curve Cryptography
IOSR Journals
 

What's hot (14)

Design and implementation of log domain decoder
Design and implementation of log domain decoder Design and implementation of log domain decoder
Design and implementation of log domain decoder
 
40120140505011
4012014050501140120140505011
40120140505011
 
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...
Design and Performance Analysis of Convolutional Encoder and Viterbi Decoder ...
 
Fpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoderFpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoder
 
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
Reliability Level List Based Iterative SISO Decoding Algorithm for Block Turb...
 
Fpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoderFpga implementation of linear ldpc encoder
Fpga implementation of linear ldpc encoder
 
Error control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codesError control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codes
 
R04605106110
R04605106110R04605106110
R04605106110
 
Fpga implementation of (15,7) bch encoder and decoder for text message
Fpga implementation of (15,7) bch encoder and decoder for text messageFpga implementation of (15,7) bch encoder and decoder for text message
Fpga implementation of (15,7) bch encoder and decoder for text message
 
Arithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued LogicArithmetic Operations in Multi-Valued Logic
Arithmetic Operations in Multi-Valued Logic
 
Analysis of LDPC Codes under Wi-Max IEEE 802.16e
Analysis of LDPC Codes under Wi-Max IEEE 802.16eAnalysis of LDPC Codes under Wi-Max IEEE 802.16e
Analysis of LDPC Codes under Wi-Max IEEE 802.16e
 
D I G I T A L C O M M U N I C A T I O N S J N T U M O D E L P A P E R{Www
D I G I T A L  C O M M U N I C A T I O N S  J N T U  M O D E L  P A P E R{WwwD I G I T A L  C O M M U N I C A T I O N S  J N T U  M O D E L  P A P E R{Www
D I G I T A L C O M M U N I C A T I O N S J N T U M O D E L P A P E R{Www
 
MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...
MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...
MODIFIED GOLDEN CODES FOR IMPROVED ERROR RATES THROUGH LOW COMPLEX SPHERE DEC...
 
Low Power FPGA Based Elliptical Curve Cryptography
Low Power FPGA Based Elliptical Curve CryptographyLow Power FPGA Based Elliptical Curve Cryptography
Low Power FPGA Based Elliptical Curve Cryptography
 

Viewers also liked

Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...
Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...
Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...
IJERA Editor
 
Efficient production of negative hydrogen ions in RF plasma by using a self-b...
Efficient production of negative hydrogen ions in RF plasma by using a self-b...Efficient production of negative hydrogen ions in RF plasma by using a self-b...
Efficient production of negative hydrogen ions in RF plasma by using a self-b...
IJERA Editor
 
Logo Matching for Document Image Retrieval Using SIFT Descriptors
Logo Matching for Document Image Retrieval Using SIFT DescriptorsLogo Matching for Document Image Retrieval Using SIFT Descriptors
Logo Matching for Document Image Retrieval Using SIFT Descriptors
IJERA Editor
 
Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...
Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...
Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...
IJERA Editor
 
Mapa mental
Mapa mentalMapa mental
Mapa mental
Ana Romano
 
GIS PPT
GIS PPTGIS PPT
R&amp;d brochure
R&amp;d brochureR&amp;d brochure
R&amp;d brochure
tmhabib
 
Acidosy bases parte1
Acidosy bases parte1Acidosy bases parte1
Acidosy bases parte1
almabarajas057
 
3Com 3C16701
3Com 3C167013Com 3C16701
3Com 3C16701
savomir
 
Mapa medicina legal diversos temas luisa
Mapa medicina legal diversos temas luisaMapa medicina legal diversos temas luisa
Mapa medicina legal diversos temas luisa
Ricardo Vinzo
 
Tipos de argumentos
Tipos de argumentosTipos de argumentos
Tipos de argumentos
arlettcbta90
 
3Com 15663
3Com 156633Com 15663
3Com 15663
savomir
 
W19 Final Review
W19 Final Review W19 Final Review
W19 Final Review
Shashank Patil
 

Viewers also liked (13)

Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...
Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...
Study of Microbial Pollution in River Beehar Water District Rewa Madhya Prade...
 
Efficient production of negative hydrogen ions in RF plasma by using a self-b...
Efficient production of negative hydrogen ions in RF plasma by using a self-b...Efficient production of negative hydrogen ions in RF plasma by using a self-b...
Efficient production of negative hydrogen ions in RF plasma by using a self-b...
 
Logo Matching for Document Image Retrieval Using SIFT Descriptors
Logo Matching for Document Image Retrieval Using SIFT DescriptorsLogo Matching for Document Image Retrieval Using SIFT Descriptors
Logo Matching for Document Image Retrieval Using SIFT Descriptors
 
Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...
Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...
Kinetics and Mechanism of the Reaction of Coherently Synchronized Oxidation a...
 
Mapa mental
Mapa mentalMapa mental
Mapa mental
 
GIS PPT
GIS PPTGIS PPT
GIS PPT
 
R&amp;d brochure
R&amp;d brochureR&amp;d brochure
R&amp;d brochure
 
Acidosy bases parte1
Acidosy bases parte1Acidosy bases parte1
Acidosy bases parte1
 
3Com 3C16701
3Com 3C167013Com 3C16701
3Com 3C16701
 
Mapa medicina legal diversos temas luisa
Mapa medicina legal diversos temas luisaMapa medicina legal diversos temas luisa
Mapa medicina legal diversos temas luisa
 
Tipos de argumentos
Tipos de argumentosTipos de argumentos
Tipos de argumentos
 
3Com 15663
3Com 156633Com 15663
3Com 15663
 
W19 Final Review
W19 Final Review W19 Final Review
W19 Final Review
 

Similar to Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term BER

Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
ijitjournal
 
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
inventy
 
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital MemoriesAn Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
IJERA Editor
 
An Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH DecoderAn Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH Decoder
ijsrd.com
 
Error control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codesError control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codes
IAEME Publication
 
Lightweight hamming product code based multiple bit error correction coding s...
Lightweight hamming product code based multiple bit error correction coding s...Lightweight hamming product code based multiple bit error correction coding s...
Lightweight hamming product code based multiple bit error correction coding s...
journalBEEI
 
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
IJERA Editor
 
Fpga implementation of (15,7) bch encoder and decoder
Fpga implementation of (15,7) bch encoder and decoderFpga implementation of (15,7) bch encoder and decoder
Fpga implementation of (15,7) bch encoder and decoder
eSAT Publishing House
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
IJCSEA Journal
 
Low Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step ApproachLow Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step Approach
MonalSarada
 
Improving The Performance of Viterbi Decoder using Window System
Improving The Performance of Viterbi Decoder using Window System Improving The Performance of Viterbi Decoder using Window System
Improving The Performance of Viterbi Decoder using Window System
IJECEIAES
 
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
IOSR Journals
 
A method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codesA method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codesAlexander Decker
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
IJCSEA Journal
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
IJCSEA Journal
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
IJCSEA Journal
 
Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers
Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers  Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers
Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers
IJECEIAES
 
Belief Propagation Decoder for LDPC Codes Based on VLSI Implementation
Belief Propagation Decoder for LDPC Codes Based on VLSI ImplementationBelief Propagation Decoder for LDPC Codes Based on VLSI Implementation
Belief Propagation Decoder for LDPC Codes Based on VLSI Implementation
inventionjournals
 

Similar to Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term BER (20)

Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
Hardware implementation of (63, 51) bch encoder and decoder for wban using lf...
 
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
BCH Decoder Implemented On CMOS/Nano Device Digital Memories for Fault Tolera...
 
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital MemoriesAn Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
An Efficient Fault Tolerance System Design for Cmos/Nanodevice Digital Memories
 
An Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH DecoderAn Efficient Interpolation-Based Chase BCH Decoder
An Efficient Interpolation-Based Chase BCH Decoder
 
Error control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codesError control coding using bose chaudhuri hocquenghem bch codes
Error control coding using bose chaudhuri hocquenghem bch codes
 
Lightweight hamming product code based multiple bit error correction coding s...
Lightweight hamming product code based multiple bit error correction coding s...Lightweight hamming product code based multiple bit error correction coding s...
Lightweight hamming product code based multiple bit error correction coding s...
 
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...Conception of a new Syndrome Block for BCH codes with hardware Implementation...
Conception of a new Syndrome Block for BCH codes with hardware Implementation...
 
K505028085
K505028085K505028085
K505028085
 
Fpga implementation of (15,7) bch encoder and decoder
Fpga implementation of (15,7) bch encoder and decoderFpga implementation of (15,7) bch encoder and decoder
Fpga implementation of (15,7) bch encoder and decoder
 
K0216571
K0216571K0216571
K0216571
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
 
Low Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step ApproachLow Power Parellel Chein Search Architecture using Two- Step Approach
Low Power Parellel Chein Search Architecture using Two- Step Approach
 
Improving The Performance of Viterbi Decoder using Window System
Improving The Performance of Viterbi Decoder using Window System Improving The Performance of Viterbi Decoder using Window System
Improving The Performance of Viterbi Decoder using Window System
 
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
Design and Implementation of Encoder for (15, k) Binary BCH Code Using VHDL a...
 
A method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codesA method to determine partial weight enumerator for linear block codes
A method to determine partial weight enumerator for linear block codes
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
 
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
 
Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers
Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers  Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers
Performances Concatenated LDPC based STBC-OFDM System and MRC Receivers
 
Belief Propagation Decoder for LDPC Codes Based on VLSI Implementation
Belief Propagation Decoder for LDPC Codes Based on VLSI ImplementationBelief Propagation Decoder for LDPC Codes Based on VLSI Implementation
Belief Propagation Decoder for LDPC Codes Based on VLSI Implementation
 

Recently uploaded

Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
Kamal Acharya
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
PrashantGoswami42
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
karthi keyan
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
Pipe Restoration Solutions
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
abh.arya
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
Kamal Acharya
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 

Recently uploaded (20)

Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
CME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional ElectiveCME397 Surface Engineering- Professional Elective
CME397 Surface Engineering- Professional Elective
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 
The Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdfThe Benefits and Techniques of Trenchless Pipe Repair.pdf
The Benefits and Techniques of Trenchless Pipe Repair.pdf
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 

Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term BER

  • 1. Elghayyaty Mohamed et al. Int. Journal of Engineering Research and Application www.ijera.com ISSN : 2248-9622, Vol. 7, Issue 2, ( Part -2) February 2017, pp.52-54 www.ijera.com DOI: 10.9790/9622- 0702025254 52 | P a g e Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term BER Elghayyaty Mohamed1 , Hadjoudja Abdelkader2 , Omar Mouhib2 , El Habti El IdrissiAnas2 , mahjoub chakir1 1 (Laboratory of the sciences of the engineer and modeling. Faculty of Sciences, University Ibn Tofail Kenitra, Morocco) 2 (Laboratory of Electrical Engineering and Energy System. Faculty of Sciences, University Ibn Tofail Kenitra, Morocco ABSTRACT The quality of a digital transmission is mainly dependent on the amount of errors introduced into the transmission channel. The codes BCH (Bose-Chaudhuri-Hocquenghem) are widely used in communication systems and storage systems. In this paper a Performance study of BCH error correcting codes is proposed. This paper presents a comparative study of performance between the Bose-Chaudhuri-Hocquenghem codes BCH (15, 7, 2) and BCH (255, 231, 3) using the bit error rate term (BER). The channel and the modulation type are respectively AWGN and PSK where the order of modulation is equal to 2. First, we generated and simulated the error correcting codes BCH (15, 7, 2) and BCH (255, 231, 3) using Math lab simulator. Second, we compare the two codes using the bit error rate term (BER), finally we conclude the coding gain for a BER = 10-4. Keywords: Bose-Chaudhuri-Hocquenghem codes, Math lab simulator, bit error rate, AWGN channel, Performance I. INTRODUCTION Communication technologies are widely used these days. Due to the growing percentage of people using these technologies, methods are needed to increase the transmission rate without reducing the quality [1].Many digital signaling applications in broadcasting use Forward Error Correction, a technique in which redundant information is added to the signal to allow the receiver to detect and correct errors that may have occurred in transmission. There are different types of error correcting codes based on the type of error expected, expected error rate of the communication medium, and whether re-transmission is possible or not. Few of them are BCH, Turbo, Reed Solomon, Hamming and LDPC. These codes differ from each other in their implementation and complexity[2]. In 1960s Bose,Ray–Chaudhuri, Hocquenghem, independently invented BCH codes. They are powerful class of cyclic codes with multiple errors correcting capability and well defined mathematical properties. The Galois Field or Finite Field Theory defines the mathematical properties of BCH codes [3]. The aim of this work is to make a Comparative Performance Analysis of Bose-Chaudhuri-Hocquenghem codes BCH (15, 7, 2) and BCH (255, 231, 3) using the bit error rate term (BER) and signal energy -to- noise power density ratio (Eb / No). The rest of the paper is organized as follows. Section II describes the BCH encoder and illustrates the decoding process. Section III presents a comparison study of performances between BCH (15, 7, 2) and BCH (255, 231, 3) using the bit error rate (BER). Finally, the concluding remarks are given in Section IV. II. BACKGROUND AND RELATED WORK 2.1. BCH encoder BCH (Bose – Chaudhuri - Hocquenghem) Codes form a large class of multiple random error- correcting codes.BCH Code is a generalized form of Hamming Code. The possible BCH codes for m>=3 and t<2m-1 are:  Block length: n=2m-1  Parity check bits: n-k<=mt  Minimum distance: d>= 2t+1 Achieving the BCH codes is as follows: 1. Build the body of the Galois GF (qm) Error correcting codes operate over a large extent on powerful algebraic structures called finite fields. A finite field is often known as Galois field after Pierre Galois, the French mathematician. A field is one in which addition, subtraction, multiplication and division can be performed on the field elements and thereby obtaining another element within the set itself. A finite field always contains a finite number of elements and it must be a prime power, say q = pr, where p is prime. There exists a field of order q for each prime power q = pr and it is RESEARCH ARTICLE OPEN ACCESS
  • 2. Elghayyaty Mohamed et al. Int. Journal of Engineering Research and Application www.ijera.com ISSN : 2248-9622, Vol. 7, Issue 2, ( Part -2) February 2017, pp.52-54 www.ijera.com DOI: 10.9790/9622- 0702025254 53 | P a g e unique. In Galois field GF(q), the elements can take this q different values. We are exploiting the following properties of a finite field: a. Addition and multiplication operations are defined. b. The result of addition or multiplication of two elements is always an element in the field. c. Zero is an element in the field, such that a + 0 = a for any element a in the field. d. Unity is an element in the field, such that a • 1 = a for any element a in the field. 2. Determine a primitive polynomial using the nth root α in the Galois field GF (qm) 3. Choose 2t = γ -1 α consecutive power. 4. Build generator polynomial g (x) as the least common multiple LCM of minimal polynomials associated with the power to choose α. 2.2. BCH decoder Three main steps for BCH decoding are represented as follows [4]:  Step1: Computation of syndromes.  Step2: Berlekamp-Massey algorithm.  Step3: Detection of error position using Chien Search Block. a. Syndrome Block The BCH code is characterized as (n, k, t), where n is the code length, k is the data length, and t is the error correction capability. The n-bit code word ( ) can be interpreted as a received polynomial [5], = + .In Syndrome Calculation, 2t syndromes are computed using the following equation: = = = + The syndrome calculator block provides two results. The first result is whether the received code word is correct. The second result provides the syndrome polynomial which will be used to correct the code word if the code word is erroneous. The most common algorithm to perform the syndrome calculation needs 2t basic cells as defined in Fig.1.Where 1 i≤2t.For each Syndrome Si, where 1 i≤ 2t, n iterations or computations are needed to compute the Syndrome Polynomial. All the syndrome coefficients will be equal to 0 if the received code word is correct with at least one coefficient different from 0 if the code word is not correct [6]. Figure.1. Basic syndrome calculator cell b. Berlekamp-Massey algorithm Berlekamp-Massey algorithm consists of a series of steps based on improving an approximation to the error locator polynomial Ʌ (x) using a correction polynomial C (x) and the Syndrome values Si as inputs where: 1 i≤2t. It also requires a step parameter K and a parameter L which tracks the order of the equation. c. Chien Search Block This algorithm can detect the error position by calculating Ʌ (α-i ) where 0 ≤ i ≤ n-1, such as Ʌ (x) is the error locator polynomial, calculated with the Euclidean algorithm defined in Fig.2. For the case of RS (n, k) we must calculate: Ʌ (α-(n-1) ), Ʌ (α-(n-2) )… Ʌ (α-1 ), Ʌ (α-0 ) If the expression reduces to 0, Ʌ (α-1 ) = 0, then that value of x is a root and identifies the error position, else the position does not contain an error [7]. Figure.2. Scheme of Chien Search Block III. PERFORMANCE STUDY OF BCH CODES To analyze the performance using the bit error rate term (BER) as shown in figure 3, two codes are presented; BCH (15, 7, 2) and BCH (255, 231, 3). The channel and the modulation type are respectively AWGN and PSK where the order of modulation is equal to 2.
  • 3. Elghayyaty Mohamed et al. Int. Journal of Engineering Research and Application www.ijera.com ISSN : 2248-9622, Vol. 7, Issue 2, ( Part -2) February 2017, pp.52-54 www.ijera.com DOI: 10.9790/9622- 0702025254 54 | P a g e Fig.3. performance of BCH (15, 7, 2) and BCH (255, 231, 3) codes using the bit error rate term (BER) The figure 3 shows the performance of two codes: BCH (15, 7, 2) and BCH (255, 231, 3). One of length 15, and the other of length 255, it is observed that the coding gain is 1, 4 dB for a BER = 10-4 when the length of the code word changes from 15 to 255. However, when the code word length increases, the complexity of calculating and implementation increases too. IV. CONCLUSION In this paper, we have presented a background and related work of the Bose- Chaudhuri-Hocquenghem encoder and decoder. This work is based on a simple comparison of codes BCH (15, 7, 2) and BCH (255, 231, 3). This study addressed the performance of BCH codes using the bit error rate term (BER) and the noise power density ratio of the signal energy (Eb / No). REFERENCES [1]. P. Shrivastava, UP. Singh, Error Detection and Correction Using Reed-Solomon Codes, International Journal of Advanced Research in Computer Science and Software Engineering, 3(8), 2013, 965–969. [2]. BBC Research and Development, Reed- Solomon error correction, British Broadcasting Corporation, 2002. [3]. Priya Mathew, Lismi Augustine, Sabarinath G and Tomson Devis, “Hardware implementation of BCH (63, 51) encoder and decoder for WBAN using LFSR and BMA”, [4]. El habti El idrissi Anas , ElgouriRachid , Ahmed Lichioui and HlouLaamari,“Performance study and synthesis of new Error Correcting Codes RS, BCH and LDPC Using the Bit Error Rate (BER) and Field-Programmable Gate Array FPGA”, International Journal of Computer Science and Network Security, 2016. [5]. Y. Lee, H. YooAnd Ic. Park, Small-Area Parallel Syndrome Calculation For Strong Bch Decoding, IeeeXplore, 2014, 1609- 1612. [6]. El Habti El Idrissi Anas1, El Gouri Rachid1, 2, Ahmed Lichioui3, Hlou Laamari1, “Conception of a new Syndrome Block for BCH codes with hardware Implementation on FPGA Card”, Int. Journal of Engineering Research and Applications, 2014. [7]. El Habti El Idrissi Anas1, El Gouri Rachid1, 2, Hlou Laamari1, “FPGA Implementation of A New Chien Search Block for Reed-Solomon Codes RS (255, 239) Used In Digital Video Broadcasting DVB-T”, Int. Journal of Engineering Research and Applications, 2014.