SlideShare a Scribd company logo
ORGANISATION
OF
CACHE MEMORY
NAME: KOMAL BHAT
What is Cache Memory?
 Cache Memory is a special very high-speed memory. It
is used to speed up and synchronizing with high-speed
CPU.
 Cache memory is costlier than main memory or disk
memory.
 Cache Memory acts as a buffer between RAM and the
CPU.
 Cache memory is used to reduce the average time to
access data from the Main memory.
Fig. Positioning of Cache memory in computer organisation
Register
Cache Memory
Main Memory
Secondary Memory
Levels of Memory
Cache Mapping
There are three different types of mapping used for the purpose of
cache memory:
 Direct Mapping
o The simplest technique, which maps each block of main memory
into only one possible cache line.
o Assign each memory block to a specific line in the cache.
o If a line is previously taken up by a memory block ,the old block is
trashed.
An address space is split into two parts index field and a tag field.
Direct mapping`s performance is directly proportional to the Hit ratio
 Associative Mapping
o To store content and addresses of the memory word.
o Any block can go into any line of the cache.
o Enables the placement of any word at any place in the
cache memory.
o Fastest and the most flexible mapping form.
 Set-associative Mapping
o Enhanced form of direct mapping
o Addresses the problem of possible thrashing in
the direct mapping method.
o Instead of having exactly one line that a block can
map to in the cache, it groups a few lines together
creating a set. Then a block in memory can map to
any one of the lines of a specific set.
o Allows each word that is present in the cache can
have two or more words in the main memory for
the same index address.
Cache Performance
Cache Hit Cache Miss
If the processor finds that
the memory location is in
the cache, a cache
hit has occurred and data
is read from cache
If the processor does
not find the memory
location in the cache,
a cache miss has
occurred
Hit Ratio=
Hit
(Hit+Miss)
Spatial Locality
of Reference
Locality of
Reference
Temporal
Locality of
Reference
Organisation  of cache memory

More Related Content

What's hot

Cache Memory
Cache MemoryCache Memory
Cache Memory
sathish sak
 
cache memory
 cache memory cache memory
cache memory
NAHID HASAN
 
Cache memory
Cache memoryCache memory
Cache memory
Ganesh Rocky
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Cache memory
Cache memoryCache memory
Cache memory
Abir Rahman
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memory
Mazin Alwaaly
 
Cache memory
Cache memoryCache memory
Cache memory
George Thomas
 
Cache memory by Foysal
Cache memory by FoysalCache memory by Foysal
Cache memory by Foysal
Foysal Mahmud
 
cache memory
cache memorycache memory
cache memory
 cache memory cache memory
Cache memory
Cache memoryCache memory
Cache memory
Anand Goyal
 
What is Cache and how it works
What is Cache and how it worksWhat is Cache and how it works
What is Cache and how it works
Tabraiz Yaseen
 
Cache Memory
Cache MemoryCache Memory
Cache Memory
Amit Kundu
 
Cache memory principles
Cache memory principlesCache memory principles
Cache memory principles
bit allahabad
 
Cache memory and virtual memory
Cache memory and virtual memoryCache memory and virtual memory
Cache memory and virtual memory
PrakharBansal29
 

What's hot (20)

Cache Memory
Cache MemoryCache Memory
Cache Memory
 
cache memory
 cache memory cache memory
cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory by Foysal
Cache memory by FoysalCache memory by Foysal
Cache memory by Foysal
 
cache memory management
cache memory managementcache memory management
cache memory management
 
Cachememory
CachememoryCachememory
Cachememory
 
04 Cache Memory
04  Cache  Memory04  Cache  Memory
04 Cache Memory
 
cache memory
cache memorycache memory
cache memory
 
cache memory
 cache memory cache memory
cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
What is Cache and how it works
What is Cache and how it worksWhat is Cache and how it works
What is Cache and how it works
 
Cache Memory
Cache MemoryCache Memory
Cache Memory
 
Cache memory principles
Cache memory principlesCache memory principles
Cache memory principles
 
Cache memory and virtual memory
Cache memory and virtual memoryCache memory and virtual memory
Cache memory and virtual memory
 

Similar to Organisation of cache memory

IS 139 Lecture 7
IS 139 Lecture 7IS 139 Lecture 7
IS 139 Lecture 7
wajanga
 
COA
COACOA
Cache Memory
Cache MemoryCache Memory
Cache Memory
Subid Biswas
 
cachememory-210517060741 (1).pdf
cachememory-210517060741 (1).pdfcachememory-210517060741 (1).pdf
cachememory-210517060741 (1).pdf
OmGadekar2
 
Unit 5-lecture-1
Unit 5-lecture-1Unit 5-lecture-1
Unit 5-lecture-1
vishal choudhary
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Memory Organization.pdf
Memory Organization.pdfMemory Organization.pdf
Memory Organization.pdf
AshishPandey502
 
CPU Caching Concepts
CPU Caching ConceptsCPU Caching Concepts
CPU Caching Concepts
Abhijit K Rao
 
lecture-5.pptx
lecture-5.pptxlecture-5.pptx
lecture-5.pptx
sarasaad69
 
Cache Memory.pptx
Cache Memory.pptxCache Memory.pptx
Cache Memory.pptx
AshokRachapalli1
 
lecture-2-3_Memory.pdf,describing memory
lecture-2-3_Memory.pdf,describing memorylecture-2-3_Memory.pdf,describing memory
lecture-2-3_Memory.pdf,describing memory
floraaluoch3
 
Cache.pptx
Cache.pptxCache.pptx
Cache.pptx
VCETCSE
 
How Computer Cache Works
How Computer Cache WorksHow Computer Cache Works
How Computer Cache Works
Rishabh Dubey
 
Lec 1 digital electroinics - memory array, write read operations
Lec 1   digital electroinics - memory array, write read operationsLec 1   digital electroinics - memory array, write read operations
Lec 1 digital electroinics - memory array, write read operations
priyankatabhane
 
Cpu caching concepts mr mahesh
Cpu caching concepts mr maheshCpu caching concepts mr mahesh
Cpu caching concepts mr mahesh
Faridabad
 
memory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleavingmemory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleavingJawwad Rafiq
 
Cache management
Cache managementCache management
Cache management
UET Taxila
 
Auxiliary, Cache and Virtual memory.pptx
Auxiliary, Cache and Virtual memory.pptxAuxiliary, Cache and Virtual memory.pptx
Auxiliary, Cache and Virtual memory.pptx
Ramakrishna Reddy Bijjam
 
Cache memory
Cache memoryCache memory
Cache memory
Abir Rahman
 

Similar to Organisation of cache memory (20)

IS 139 Lecture 7
IS 139 Lecture 7IS 139 Lecture 7
IS 139 Lecture 7
 
COA
COACOA
COA
 
Cache Memory
Cache MemoryCache Memory
Cache Memory
 
cachememory-210517060741 (1).pdf
cachememory-210517060741 (1).pdfcachememory-210517060741 (1).pdf
cachememory-210517060741 (1).pdf
 
Unit 5-lecture-1
Unit 5-lecture-1Unit 5-lecture-1
Unit 5-lecture-1
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Memory Organization.pdf
Memory Organization.pdfMemory Organization.pdf
Memory Organization.pdf
 
CPU Caching Concepts
CPU Caching ConceptsCPU Caching Concepts
CPU Caching Concepts
 
lecture-5.pptx
lecture-5.pptxlecture-5.pptx
lecture-5.pptx
 
Cache Memory.pptx
Cache Memory.pptxCache Memory.pptx
Cache Memory.pptx
 
lecture-2-3_Memory.pdf,describing memory
lecture-2-3_Memory.pdf,describing memorylecture-2-3_Memory.pdf,describing memory
lecture-2-3_Memory.pdf,describing memory
 
Cache.pptx
Cache.pptxCache.pptx
Cache.pptx
 
How Computer Cache Works
How Computer Cache WorksHow Computer Cache Works
How Computer Cache Works
 
Lec 1 digital electroinics - memory array, write read operations
Lec 1   digital electroinics - memory array, write read operationsLec 1   digital electroinics - memory array, write read operations
Lec 1 digital electroinics - memory array, write read operations
 
Cpu caching concepts mr mahesh
Cpu caching concepts mr maheshCpu caching concepts mr mahesh
Cpu caching concepts mr mahesh
 
memory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleavingmemory Interleaving and low order interleaving and high interleaving
memory Interleaving and low order interleaving and high interleaving
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Cache management
Cache managementCache management
Cache management
 
Auxiliary, Cache and Virtual memory.pptx
Auxiliary, Cache and Virtual memory.pptxAuxiliary, Cache and Virtual memory.pptx
Auxiliary, Cache and Virtual memory.pptx
 
Cache memory
Cache memoryCache memory
Cache memory
 

Recently uploaded

AIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdfAIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdf
RicletoEspinosa1
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
yokeleetan1
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
zwunae
 
Fundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptxFundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptx
manasideore6
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptxTOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
nikitacareer3
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
drwaing
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
Kamal Acharya
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
Madan Karki
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 

Recently uploaded (20)

AIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdfAIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdf
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Swimming pool mechanical components design.pptx
Swimming pool  mechanical components design.pptxSwimming pool  mechanical components design.pptx
Swimming pool mechanical components design.pptx
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
 
Fundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptxFundamentals of Induction Motor Drives.pptx
Fundamentals of Induction Motor Drives.pptx
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptxTOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
digital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdfdigital fundamental by Thomas L.floydl.pdf
digital fundamental by Thomas L.floydl.pdf
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 

Organisation of cache memory

  • 2. What is Cache Memory?  Cache Memory is a special very high-speed memory. It is used to speed up and synchronizing with high-speed CPU.  Cache memory is costlier than main memory or disk memory.  Cache Memory acts as a buffer between RAM and the CPU.  Cache memory is used to reduce the average time to access data from the Main memory.
  • 3. Fig. Positioning of Cache memory in computer organisation
  • 5. Cache Mapping There are three different types of mapping used for the purpose of cache memory:  Direct Mapping o The simplest technique, which maps each block of main memory into only one possible cache line. o Assign each memory block to a specific line in the cache. o If a line is previously taken up by a memory block ,the old block is trashed. An address space is split into two parts index field and a tag field. Direct mapping`s performance is directly proportional to the Hit ratio
  • 6.  Associative Mapping o To store content and addresses of the memory word. o Any block can go into any line of the cache. o Enables the placement of any word at any place in the cache memory. o Fastest and the most flexible mapping form.
  • 7.  Set-associative Mapping o Enhanced form of direct mapping o Addresses the problem of possible thrashing in the direct mapping method. o Instead of having exactly one line that a block can map to in the cache, it groups a few lines together creating a set. Then a block in memory can map to any one of the lines of a specific set. o Allows each word that is present in the cache can have two or more words in the main memory for the same index address.
  • 8. Cache Performance Cache Hit Cache Miss If the processor finds that the memory location is in the cache, a cache hit has occurred and data is read from cache If the processor does not find the memory location in the cache, a cache miss has occurred Hit Ratio= Hit (Hit+Miss)
  • 9. Spatial Locality of Reference Locality of Reference Temporal Locality of Reference