SlideShare a Scribd company logo
Page 1 of 3
Michael J. Ledford
103 Snowberry Circle • Dayton, OH 45431 • (919) 454-3568
mjled9@gmail.com
OBJECTIVE
Become a system hardware/software designer and tester in the consumer electronics industry.
EDUCATION
2010-2015 North Carolina State University Raleigh, NC
Bachelor of Science in Computer Engineering
Bachelor of Science in Electrical Engineering
GPA: 3.784/4.00
PROFESSIONAL EXPERIENCE
2014-2015 Qualcomm: Temporary Employee: CPU/SoC COH Verification
Raleigh, NC
Created Perl script to enhance validation and documentation for System Verilog source code.
Simulation Performance Analysis
Intern driving coherent bus protocol regression testing including debug and scripting of partial
good multiprocessor model configurations
Responsible for hardware acceleration debug and regression management as backup for a full-
time employee close to a major delivery date
Created and managed coherent bus education videos by interviewing senior staff members
2014 Intel Corporation: Software Intern: Full Chip Integration and Validation
Hillsboro, OR
Created Perl scripts to enhance post-silicon integration validation of a security engine IP into a next-
generation System on a Chip (SoC). These scripts were used to convert focus tests, which test specific IP
interactions, into formats that can be executed in a post-silicon environment. Executed and debugged these
scripts through a simulation and emulation environment to verify their quality.
Worked closely with the owners of a new validation tool to expand the tool’s capabilities. Tool needed to
support validation of the integration of a security engine into a SoC design. My involvement consisted of
writing low level FW to initialize memory and enhancing scripts to create correctly sized raw binary images
used by memory. This task included debugging of low level FW, instruction trackers, log files, and
configuration files.
Ran and debugged a focus test dealing with power management of a security engine integrated into
SoC. This consisted of cross-checking signals in a wave tracker with the source System Verilog file. This
task included debugging of low level FW, referencing high-level architecture documents, and tracking
through System Verilog-based test code to ensure correct functionality.
Assisted in creating a Verification Test Plan for the integration of an updated security engine IP.
Debugged System Verilog code for several checkers and scoreboards
Project lead for integration of a post-silicon validation tool
2013 Cisco Systems: Hardware Developmental Engineer Intern Research Triangle
Park, NC
Performed upgrading of engineering chassis prototypes of routers for multiple product lines that are
currently being developed and tested. These upgrades included using an on-line prototype inventory
management tool to assess the current status of each individual prototype, and applying the necessary
modifications and software/firmware upgrades to address all know issues discovered to date with each
prototype design. Component specific tools and programming pods were used to upgrade firmware in
peripheral devices such as Voltage Sequencers and Monitors, and FPGA/CPLD devices. Additional
programming devices were used to upgrade the BIOS software that serves as the foundation for the
router's operation.
Performed Design Verification Testing for the ASR1000-ESP200 prototype. This process included
booting up the prototype and searching for errors and possible solutions on the PCB, running memory
tests off of diags and using these tests to verify the signal integrity of the DDR3 SDRAM. The verification
was done using probes from an oscilloscope, capturing the signals using the oscilloscope, and verifying
several signal parameters with data given in datasheets. The signals I have captured and verified using
Page 2 of 3
datasheets include Clock, Data, Data Strobe, Address, etc. In addition, I verified the signal integrity of the
read and write operations associated with the ECSR bus on several ASICs on the FP200 board design to
include Astro (Mother board) and Yoda (Daughter board).
Created and ran automation testing scripts using Perl programming language in order to perform automatic
verification testing. The scripts I created would run autonomously in order to check Passes and Failures of
several hardware components on both the motherboard and daughtercard. The script would test power on,
power off, a user interactive mode, boot the rommon images for the device, test different commands in
diagnostics, etc.
2012 Ideal Fastener Corporation: Electrical Engineering Intern Oxford, NC
Electrical Schematic Drawing using 2D software called Draftsight. I drew electrical circuit schematics for
zipper machines and panel layouts for these machines. These drawings were distributed to companies and
employees operating these machines for future troubleshooting purposes. I was in charge of taking the hand
drawn circuits and converting them into a computer drawing that can be massively distributed.
Designed and Constructed new machines to improve the assembly line for zippers. An infrared heater
machine was created in order to speed up the drying process of zippers. An inspection machine was also
designed in order to check whether or not the zipper tape was of manufacturing satisfaction.
SKILLSETS
Hardware Design Software Design
Hardware Debugging/Modifications Intermediate experience in C, Java
Schematic design with cadence tools Intermediate experience in Perl/Python scripting
SoC Verification using System Verilog (Novice) Intermediate experience in Unix Bash
Signal Integrity using oscilloscope Intermediate experience in AWRE
Intermediate HDL experience (Verilog) Novice experience in UVM
Design Verification/Validation Testing Novice experience in TCL scripting
Breadboard/ PCB experience Novice experience in MATLAB signal processing
RELEVANT COURSEWORK
2010-Present Introduction to Circuits, Signals, and Systems, Electrical Circuit Theory, Analytical Foundations of
Electrical and Computer Engineering, Computer System Programming, Linear Systems,
Fundamental Logic Circuit Design, Microelectronic Circuit Design, Discrete Math,
Introduction to Embedded Systems, Engineering Entrepreneurship, Electromagnetic Fields,
Electronics Engineering, Computer Networking, Design of Complex Digital Systems, ASIC Design,
Advanced Microprocessor System Design, Object Oriented Programming, Wireless Antennas,
Engineering Entrepreneurship, Introduction to Digital Signal Processing
RELEVANT PROJECTS/CLASS PROJECTS
Histogram Equalization Unit: Designed and Coded RTL in Verilog. Also, used synthesis to optimize
design
Java Projects: L1/L2 Cache, Branch Predictor, Tomasulo Algorithm, Graphing Calculator,
Clients/Servers
Traffic Light Circuit: Designed the FSM for a basic traffic light circuit. Tested it using ICs and
breadboard
AC to DC Voltage Converter: Was given a schematic and was tasked to build the circuit on a printed
circuit board. Each week I completed one milestone and tested it on a breadboard. The circuit
consisted of diodes, capacitors, potentiometers, voltage regulators, etc. I tested the capacitors by
viewing the signal on an oscilloscope.
Water Alarm Circuit: The circuit gives out an alarm when its sensor has sensed water. The circuit
consisted of a 555 astable multivibrator, 8 ohm speaker, resistors and capacitors. When water hits the
sensor, the 555 oscillates at about 1 kHz.
Digital Volume Control: Created the circuit using Cadence. Obtained the parts and built the circuit on a printed
circuit board using a potentiometer, two momentary push buttons, and a capacitor.
Laser Flashlight Extracted a laser diode from a blue ray player and placed it inside of a 5.6 mm Aixiz module.
Attached the module to a flashlight host and soldered leads from the diode to different parts of the flashlight that
corresponded with a battery.
Page 3 of 3
Voltage Monitor: This circuit was tested on a breadboard. It consisted of a LED, a resistor, a variable resistor,
and a operational amplifier. Basically, if the LED is glowing the input voltage is 0 and when the voltage rises to a
certain level the LED stops glowing.s
Microcontroller Car: Built a model car with a microcontroller. Programmed the microcontroller to make the
car follow a track, perform different shapes, and operate under serial communication.
FPGA sockIT Development: 4 bit counter w/ push button, UART TX/RX
PROFESSIONAL MEMBERSHIPS/VOLUNTEER WORK
2010- 2014 Institute of Electrical and Electronics Engineers (Chair), Eta Kappa Nu, Cisco Ambassador
Silver Wings (President), Arnold Air Society (Squadron Commander), Boy Scouts of America (Eagle Scout)

More Related Content

What's hot

Rohan Narula_Resume
Rohan Narula_ResumeRohan Narula_Resume
Rohan Narula_ResumeRohan Narula
 
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)Darshan Dehuniya
 
Resume_Updated
Resume_UpdatedResume_Updated
Resume_UpdatedRam Kumar
 
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS MOHAMMED FURQHAN
 
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...Pankaj Singh
 
VLSI Training presentation
VLSI Training presentationVLSI Training presentation
VLSI Training presentationDaola Khungur
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal ValidationDVClub
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
SCADA deep inside:protocols and software architecture
SCADA deep inside:protocols and software architectureSCADA deep inside:protocols and software architecture
SCADA deep inside:protocols and software architectureqqlan
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resumejwestmoreland
 

What's hot (20)

Nikita Resume
Nikita ResumeNikita Resume
Nikita Resume
 
Rashmi_Palakkal_CV
Rashmi_Palakkal_CVRashmi_Palakkal_CV
Rashmi_Palakkal_CV
 
Rohan Narula_Resume
Rohan Narula_ResumeRohan Narula_Resume
Rohan Narula_Resume
 
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)Darshan Dehuniya - Resume - ASIC Verification Engineer  (1)
Darshan Dehuniya - Resume - ASIC Verification Engineer (1)
 
Physical Design Services
Physical Design ServicesPhysical Design Services
Physical Design Services
 
Resume_Updated
Resume_UpdatedResume_Updated
Resume_Updated
 
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
 
resume_2015-05-25
resume_2015-05-25resume_2015-05-25
resume_2015-05-25
 
Resume_Santosh
Resume_SantoshResume_Santosh
Resume_Santosh
 
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AN...
 
VLSI Training presentation
VLSI Training presentationVLSI Training presentation
VLSI Training presentation
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal Validation
 
Disha Mehrotra_Resume
Disha Mehrotra_ResumeDisha Mehrotra_Resume
Disha Mehrotra_Resume
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Hardik_VLSI_Resume
Hardik_VLSI_ResumeHardik_VLSI_Resume
Hardik_VLSI_Resume
 
Basavanthrao_resume_vlsi
Basavanthrao_resume_vlsiBasavanthrao_resume_vlsi
Basavanthrao_resume_vlsi
 
FPGA workshop
FPGA workshopFPGA workshop
FPGA workshop
 
SCADA deep inside:protocols and software architecture
SCADA deep inside:protocols and software architectureSCADA deep inside:protocols and software architecture
SCADA deep inside:protocols and software architecture
 
Cv mrudang pujari
Cv mrudang pujariCv mrudang pujari
Cv mrudang pujari
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resume
 

Viewers also liked

Viewers also liked (20)

Audience segmentation
Audience segmentationAudience segmentation
Audience segmentation
 
Ejes transparencias
Ejes transparenciasEjes transparencias
Ejes transparencias
 
De stuwwal leeft!
De stuwwal leeft!De stuwwal leeft!
De stuwwal leeft!
 
VR&E Division Services
VR&E Division ServicesVR&E Division Services
VR&E Division Services
 
Задание 11
Задание 11Задание 11
Задание 11
 
Knightdale Baptist Church Homecoming Oct 4th 2015
Knightdale Baptist Church Homecoming Oct 4th 2015Knightdale Baptist Church Homecoming Oct 4th 2015
Knightdale Baptist Church Homecoming Oct 4th 2015
 
Principles of growth and development
Principles of growth and developmentPrinciples of growth and development
Principles of growth and development
 
ShaverResume2015a
ShaverResume2015aShaverResume2015a
ShaverResume2015a
 
An nawawi 40 hadeeth-ar
An nawawi 40 hadeeth-arAn nawawi 40 hadeeth-ar
An nawawi 40 hadeeth-ar
 
monika sort resume
monika sort resumemonika sort resume
monika sort resume
 
MB
MBMB
MB
 
Задание 10
Задание 10Задание 10
Задание 10
 
Задание 2
Задание 2Задание 2
Задание 2
 
Purisheva oge2016
Purisheva oge2016Purisheva oge2016
Purisheva oge2016
 
Plano de ensino 20160730 1341 (1)
Plano de ensino 20160730 1341 (1)Plano de ensino 20160730 1341 (1)
Plano de ensino 20160730 1341 (1)
 
Asetukset s16s hesa_koko
Asetukset s16s hesa_kokoAsetukset s16s hesa_koko
Asetukset s16s hesa_koko
 
Kevin Bengtson Resume
Kevin Bengtson ResumeKevin Bengtson Resume
Kevin Bengtson Resume
 
Resume Bi Analyst13 Apr2010
Resume Bi Analyst13 Apr2010Resume Bi Analyst13 Apr2010
Resume Bi Analyst13 Apr2010
 
Haseeb Resume LATEST
Haseeb Resume LATESTHaseeb Resume LATEST
Haseeb Resume LATEST
 
SimKuangLip RESUME
SimKuangLip RESUMESimKuangLip RESUME
SimKuangLip RESUME
 

Similar to Michael Ledford Fall 2014 Resume

Similar to Michael Ledford Fall 2014 Resume (20)

Yegammai_CV
Yegammai_CVYegammai_CV
Yegammai_CV
 
New updated eet klf
New updated eet klfNew updated eet klf
New updated eet klf
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
JD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfJD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdf
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check Resume
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_Resume
 
Yuvaraj.K Resume
Yuvaraj.K ResumeYuvaraj.K Resume
Yuvaraj.K Resume
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resume
 
Phillip 2015 08-28
Phillip 2015 08-28Phillip 2015 08-28
Phillip 2015 08-28
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised Resume
 
Resume
ResumeResume
Resume
 
Spandana potineni resume
Spandana potineni resumeSpandana potineni resume
Spandana potineni resume
 
Resume-Shams_v3
Resume-Shams_v3Resume-Shams_v3
Resume-Shams_v3
 
Sivanantham resume
Sivanantham resumeSivanantham resume
Sivanantham resume
 
My profile
My profileMy profile
My profile
 
JeanJacob
JeanJacobJeanJacob
JeanJacob
 
project_ppt[1].pptx
project_ppt[1].pptxproject_ppt[1].pptx
project_ppt[1].pptx
 
Rathinasabapathy
RathinasabapathyRathinasabapathy
Rathinasabapathy
 
Usbaldo Balderas EE 122014
Usbaldo Balderas EE 122014Usbaldo Balderas EE 122014
Usbaldo Balderas EE 122014
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 

Michael Ledford Fall 2014 Resume

  • 1. Page 1 of 3 Michael J. Ledford 103 Snowberry Circle • Dayton, OH 45431 • (919) 454-3568 mjled9@gmail.com OBJECTIVE Become a system hardware/software designer and tester in the consumer electronics industry. EDUCATION 2010-2015 North Carolina State University Raleigh, NC Bachelor of Science in Computer Engineering Bachelor of Science in Electrical Engineering GPA: 3.784/4.00 PROFESSIONAL EXPERIENCE 2014-2015 Qualcomm: Temporary Employee: CPU/SoC COH Verification Raleigh, NC Created Perl script to enhance validation and documentation for System Verilog source code. Simulation Performance Analysis Intern driving coherent bus protocol regression testing including debug and scripting of partial good multiprocessor model configurations Responsible for hardware acceleration debug and regression management as backup for a full- time employee close to a major delivery date Created and managed coherent bus education videos by interviewing senior staff members 2014 Intel Corporation: Software Intern: Full Chip Integration and Validation Hillsboro, OR Created Perl scripts to enhance post-silicon integration validation of a security engine IP into a next- generation System on a Chip (SoC). These scripts were used to convert focus tests, which test specific IP interactions, into formats that can be executed in a post-silicon environment. Executed and debugged these scripts through a simulation and emulation environment to verify their quality. Worked closely with the owners of a new validation tool to expand the tool’s capabilities. Tool needed to support validation of the integration of a security engine into a SoC design. My involvement consisted of writing low level FW to initialize memory and enhancing scripts to create correctly sized raw binary images used by memory. This task included debugging of low level FW, instruction trackers, log files, and configuration files. Ran and debugged a focus test dealing with power management of a security engine integrated into SoC. This consisted of cross-checking signals in a wave tracker with the source System Verilog file. This task included debugging of low level FW, referencing high-level architecture documents, and tracking through System Verilog-based test code to ensure correct functionality. Assisted in creating a Verification Test Plan for the integration of an updated security engine IP. Debugged System Verilog code for several checkers and scoreboards Project lead for integration of a post-silicon validation tool 2013 Cisco Systems: Hardware Developmental Engineer Intern Research Triangle Park, NC Performed upgrading of engineering chassis prototypes of routers for multiple product lines that are currently being developed and tested. These upgrades included using an on-line prototype inventory management tool to assess the current status of each individual prototype, and applying the necessary modifications and software/firmware upgrades to address all know issues discovered to date with each prototype design. Component specific tools and programming pods were used to upgrade firmware in peripheral devices such as Voltage Sequencers and Monitors, and FPGA/CPLD devices. Additional programming devices were used to upgrade the BIOS software that serves as the foundation for the router's operation. Performed Design Verification Testing for the ASR1000-ESP200 prototype. This process included booting up the prototype and searching for errors and possible solutions on the PCB, running memory tests off of diags and using these tests to verify the signal integrity of the DDR3 SDRAM. The verification was done using probes from an oscilloscope, capturing the signals using the oscilloscope, and verifying several signal parameters with data given in datasheets. The signals I have captured and verified using
  • 2. Page 2 of 3 datasheets include Clock, Data, Data Strobe, Address, etc. In addition, I verified the signal integrity of the read and write operations associated with the ECSR bus on several ASICs on the FP200 board design to include Astro (Mother board) and Yoda (Daughter board). Created and ran automation testing scripts using Perl programming language in order to perform automatic verification testing. The scripts I created would run autonomously in order to check Passes and Failures of several hardware components on both the motherboard and daughtercard. The script would test power on, power off, a user interactive mode, boot the rommon images for the device, test different commands in diagnostics, etc. 2012 Ideal Fastener Corporation: Electrical Engineering Intern Oxford, NC Electrical Schematic Drawing using 2D software called Draftsight. I drew electrical circuit schematics for zipper machines and panel layouts for these machines. These drawings were distributed to companies and employees operating these machines for future troubleshooting purposes. I was in charge of taking the hand drawn circuits and converting them into a computer drawing that can be massively distributed. Designed and Constructed new machines to improve the assembly line for zippers. An infrared heater machine was created in order to speed up the drying process of zippers. An inspection machine was also designed in order to check whether or not the zipper tape was of manufacturing satisfaction. SKILLSETS Hardware Design Software Design Hardware Debugging/Modifications Intermediate experience in C, Java Schematic design with cadence tools Intermediate experience in Perl/Python scripting SoC Verification using System Verilog (Novice) Intermediate experience in Unix Bash Signal Integrity using oscilloscope Intermediate experience in AWRE Intermediate HDL experience (Verilog) Novice experience in UVM Design Verification/Validation Testing Novice experience in TCL scripting Breadboard/ PCB experience Novice experience in MATLAB signal processing RELEVANT COURSEWORK 2010-Present Introduction to Circuits, Signals, and Systems, Electrical Circuit Theory, Analytical Foundations of Electrical and Computer Engineering, Computer System Programming, Linear Systems, Fundamental Logic Circuit Design, Microelectronic Circuit Design, Discrete Math, Introduction to Embedded Systems, Engineering Entrepreneurship, Electromagnetic Fields, Electronics Engineering, Computer Networking, Design of Complex Digital Systems, ASIC Design, Advanced Microprocessor System Design, Object Oriented Programming, Wireless Antennas, Engineering Entrepreneurship, Introduction to Digital Signal Processing RELEVANT PROJECTS/CLASS PROJECTS Histogram Equalization Unit: Designed and Coded RTL in Verilog. Also, used synthesis to optimize design Java Projects: L1/L2 Cache, Branch Predictor, Tomasulo Algorithm, Graphing Calculator, Clients/Servers Traffic Light Circuit: Designed the FSM for a basic traffic light circuit. Tested it using ICs and breadboard AC to DC Voltage Converter: Was given a schematic and was tasked to build the circuit on a printed circuit board. Each week I completed one milestone and tested it on a breadboard. The circuit consisted of diodes, capacitors, potentiometers, voltage regulators, etc. I tested the capacitors by viewing the signal on an oscilloscope. Water Alarm Circuit: The circuit gives out an alarm when its sensor has sensed water. The circuit consisted of a 555 astable multivibrator, 8 ohm speaker, resistors and capacitors. When water hits the sensor, the 555 oscillates at about 1 kHz. Digital Volume Control: Created the circuit using Cadence. Obtained the parts and built the circuit on a printed circuit board using a potentiometer, two momentary push buttons, and a capacitor. Laser Flashlight Extracted a laser diode from a blue ray player and placed it inside of a 5.6 mm Aixiz module. Attached the module to a flashlight host and soldered leads from the diode to different parts of the flashlight that corresponded with a battery.
  • 3. Page 3 of 3 Voltage Monitor: This circuit was tested on a breadboard. It consisted of a LED, a resistor, a variable resistor, and a operational amplifier. Basically, if the LED is glowing the input voltage is 0 and when the voltage rises to a certain level the LED stops glowing.s Microcontroller Car: Built a model car with a microcontroller. Programmed the microcontroller to make the car follow a track, perform different shapes, and operate under serial communication. FPGA sockIT Development: 4 bit counter w/ push button, UART TX/RX PROFESSIONAL MEMBERSHIPS/VOLUNTEER WORK 2010- 2014 Institute of Electrical and Electronics Engineers (Chair), Eta Kappa Nu, Cisco Ambassador Silver Wings (President), Arnold Air Society (Squadron Commander), Boy Scouts of America (Eagle Scout)