SlideShare a Scribd company logo
1
Edwin Vinoth Abraham
aedvinoth@gmail.com Mobile No: +91-9884319186
Summary
EXPERIENCE& CAPABILITIES:
 6 years of experience in High speed Board Design and Testing.
 2 years of experience in System Integration.
 Proficient in Design Analysis: Power & Thermal Analysis, Part-Stress/Tolerance/De-
Rating, FMEA, Logic Compatibility analysis, Timing Analysis& Worst Case Analysis.
 BOM & Net list creation and verification.
 Prepared PCB constraint document for layout and DVT plan for testing.
 Analog and Digital circuit design and simulation.
 Worked on Complete Design Validation of Hardware and performed Parametric Testing.
 Symbol Creation and Review and Footprint review using Concept HDL.
 Work with Mechanical Engineer, Layout Engineer to get best optimized component placement
and layout routing.
 Worked on design, Testing of Serial Protocols & Interfaces:I2C, I2S, SPI, RS485,RS232,
USB and DDR interfaces.
 Design, simulation, testing and debugging of LDO and Buck/Boostswitchingregulator.
 Debug, troubleshoot and bring up of prototype board designs.
 Worked on various Schematic Capture Entry Tools- Concept HDL, Altium, LT-Spice.
 Involved in Requirement Study, High level & Low level Architecture design, project planning
and Customer Interactions.
 Worked with Part Procurement Team on component cost and lead time issues.
 Delivery of Documents and reports based on customer requirements.
PROFESSIONAL EXPERINCE
Lead Engineer, HCL Technologies, Chennai January 2011-Present
 Module requirement preparation in DOORS for Aerospace System.
 Developed a Dental curing system for medical use with a PIC microcontroller, digital and
analog circuitry, including documentation. Created schematics in Altium Designer, tested and
supported the prototype build.
 Designed and simulated Brake side driver with a digital and analog circuitry, including analysis
and documentation for Aerospace System. Created schematics in Concept HDL.
 Understanding the FPGA requirements and generating test plans with reference to the Test jig
for Aerospace System.
 Design validation and up gradation for a hardware re-engineering with new components based
on the new technology. Created schematics in Concept HDL, design analysis for replaced
components for Aerospace System.
 Testing and qualification of Intel processor with multiple interfaces.
2
Hardware Design Engineer, Multi Tech System ,Bangalore Jan2008 – Dec2010
 Developed a telecommunication based product for ship with an AT91RM9200 and Sam7x,
including architecture, design specifications, Design analysis, schematics capture in Orcad and
final documentation. Tested and supported the prototype build.
 Developed an IPPBXwith an AT91RM9200, SAM7x and digital and analog circuitry, CPLD
programming with block level design using Quartus tool. Tested and debugged the developed
product.
 Designed an Early warning system with CPLD and AT91RM9200.Created schematics in
Orcad Capture,CPLD programmed using Quartus tool.
Technology Expertise Tools Expertise
Digital Simulation Modelsim 5.8,Active HDL
Analog Simulation Orcad Capture 9.1,Concept HDL, Altium, LT Spice
IDE Xilinx ISE 8.1, Quartus 8.1
Microsoft Office Tools Word, Excel, PowerPoint, Visio
Software Skills Verilog, VHDL, C
Project Experience:
Power Distribution System Role:
The DC Power Center serves as the central entry and distribution point for the aircraft primary DC
electrical power distribution system. The DCPC includes secondary power switching elements for control
and protection of the secondary power distribution assembly, cabin feeders,and control and protection for
the power output to the electrical management system control and display units.
Responsibilities:
 Module requirement document in DOORS
 Module implementation document
 Worst case Functional and Stress Analysis.
 Simulation using Cadence.
 Co-ordinate with FPGA team to prepare Board MRD and updated the requirements based on their
MRD.
Dental Curing System:
The LED curing light system is a device used for the polymerization of light sensitive dental
materials on the 450-470nm range. The LED Curing Light System consists of a Charging Dock and a
detachable Hand piece. The Charging Dock is used to hold the Hand piece unit while charging and the
Hand piece is used for curing purpose. The Hand piece shall contain an LED light engine, rechargeable
battery and PCB’s. A microcontroller will be used to control three modes: (with 5, 10 & 20 seconds) each
mode specifies LEDcuring output and audible beeptiming indication. The device will have two push button
switches for mode and trigger selection. Mode switch is used to select the curing mode and a trigger switch
3
is used to activate the LED light engine curing output. The Hand piece shall have a single connector
provision to connect both AC power input adapter directly from wall power and communication interfaces.
Responsibilities:
 Design and validation of entire Hardware against the requirements.
 Electrical High Level & Low level Design document preparation
 Worst-case Circuit Analysis(De-rating,
FMEA, Compatibility)
 Design specification document preparation
 Design improvement suggestions and
Requirement analysis.
 Testing the design and validate the result with expected.
Automate-Mirror:
The Automate Mirror is an easy to fit automotive rearview mirror incorporating multiple functions
to enhance safety of road users and provide features that bring benefits to fleet operators. These include
Bluetooth hands free, embedded TollTag and wireless functionality.
Responsibilities:
 Design and validation of entire Hardware against the requirements.
 Component Selection and Schematics Designing.
 Worst-case Circuit Analysis(De-rating, FMEA, Compatibility)
 BOM creation and verification.
 Testing the design and validate the result with expected.
Brake High side driver:
The basic function of the Brake high side driver with Buck-Boost DC-DC converter
circuit is to convert the external 28Vdc supply (17.5Vdc to 33Vdc) to 21.9Vdc (typical) and drive
the Brake load based on digital control input status.
Responsibilities:
 Design, Schematic capture and simulation using Concept HDL.
 Worst-case Circuit Analysis(De-rating, FMEA, Compatibility)
 Design specification document preparation.
 Design improvement suggestions.
Hardware Re-Engineering:
Engineering verification testing and qualifying the Intel processor board with multiple interfaces
like DDR3,HDMI, PCIe,SATA,USB, SD, MMC, eMMC.
Responsibilities:
 Understanding and study of SD, MMC and eMMC interfaces.
4
 Functional and Engineering Verification Test of SD, MMC and eMMC interfaces.
 Logic compatibility and timing analysis of SD, MMC and eMMC interfaces.
Internet Protocol Based Private Branch Exchange (IPPBX):
MBSRE is providing communication in ship. MBSRE having Member Station, Announcement
Station, Audio Server and Speaker Station as end systems. Other elements are EMP for Media processing
and ECC for Call controlling. Member Stations are having two lines; one is for Intra conference and other
for inter conference / Alarm / Announcement. On system boot up all the Member Stations will go to intra
conference with their allotted group/groups. Announcement Station can give announcement or alarm to the
SpeakerStations. Audio Serverwill give the music to the SpeakerStation. EMP will provide the conference,
multicast the announcement, alarm and music.
Responsibilities:
 Design the entire product with AT91RM9200 and sam7x processor.
 Hardware support to test and debug AT91RM9200 interface
 Hardware support to test and debug FXO and FXS gateway.
 Performing the Design Analysis: Power & Thermal Analysis, Part-Stress/Tolerance/De-
Rating, FMEA & Worst Case Analysis
 Collect electrical, technology, package, and environmental data from the datasheets.
 Worked on design & Testing of Codec interface, flash interface, DRAM interface, CPLD
Interface and Logic gates interface for ARM9200 and sam7x processor.
Early Warning System:
A project to communicate in remote areas,to avoid vast range of disaster. The systems include an
application server, a central gateway in main site and remote gateways in two remote areas. The Central
gateway and remote gateways are connected with telephone lines through which calls are initiated and
announcement is played in remote areas.
Responsibilities:
 Collect electrical, technology, package, and environmental data from the datasheets.
 Performing the Design Analysis: Power & Thermal Analysis, Part-Stress/Tolerance/De-
Rating, FMEA & Worst Case Analysis
 Responsible for whole hardware design, Testing, Debugging.
 Hardware support to test and debug FXO and FXS gateway.
 Worked on design & Testing of Codec interface, Flash interface, SDRAM interface, and
CPLD interfaces for ARM9200 and sam7x processor.
 Designed block level schematic to program the CPLD using Quartus.
ACADEMICQUALIFICATION:
 Jul/2005 - Apr/2007: ME in EST (EMBEDDED SYSTEM TECHNOLOGIES)-College Of
Engineering, Anna University, Guindy.
5
 Jan /2001 – Dec 2004:AMIE in ECE (Electronics and communication Engineering)-The
Institution of Engineers, Kolkata
 Jul/1997-Apr 2000: Diploma in ECE (Electronics and communication Engineering)-Central
Polytechnic, Tharamani.
Personal Details:
Date ofBirth : 31-07-1982
Marital Status : Married
Contact : 85/46,Palayampillai nagar,Ayanavaram,Chennai-600023,
Tamilnadu, India.
Language Known : English, Tamil, Telgu
I solemnly declare that all the information mentioned above is true to the best of my knowledge and
belief.
Signature
(A. Edwin Vinoth)

More Related Content

What's hot (19)

Asar resume
Asar resumeAsar resume
Asar resume
 
RESUME
RESUMERESUME
RESUME
 
Rathinasabapathy
RathinasabapathyRathinasabapathy
Rathinasabapathy
 
Resume_updated
Resume_updatedResume_updated
Resume_updated
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check Resume
 
Dhamu
DhamuDhamu
Dhamu
 
Resume-Shams_v3
Resume-Shams_v3Resume-Shams_v3
Resume-Shams_v3
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
Sudhakar_Resume
Sudhakar_ResumeSudhakar_Resume
Sudhakar_Resume
 
Roger Fitz 2-1-2013 resume
Roger Fitz 2-1-2013 resumeRoger Fitz 2-1-2013 resume
Roger Fitz 2-1-2013 resume
 
Resume_01
Resume_01Resume_01
Resume_01
 
Resume_A0
Resume_A0Resume_A0
Resume_A0
 
Arjun CV_12
Arjun CV_12Arjun CV_12
Arjun CV_12
 
Arjun CV_7 Aug 2015
Arjun CV_7 Aug 2015Arjun CV_7 Aug 2015
Arjun CV_7 Aug 2015
 
Profile_Sugumar_N
Profile_Sugumar_NProfile_Sugumar_N
Profile_Sugumar_N
 
Resume
ResumeResume
Resume
 
Karthik-CV
Karthik-CVKarthik-CV
Karthik-CV
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016
 
Ball Systems Capabilities
Ball Systems CapabilitiesBall Systems Capabilities
Ball Systems Capabilities
 

Similar to Edwin Vinoth_Resume

SandeepKumar _Resume
SandeepKumar _ResumeSandeepKumar _Resume
SandeepKumar _ResumeSandeep Kumar
 
4+yr Hardware Design Engineer_Richa
4+yr Hardware Design Engineer_Richa4+yr Hardware Design Engineer_Richa
4+yr Hardware Design Engineer_RichaRicha Verma
 
Ash golestani res_f_5_16
Ash golestani res_f_5_16Ash golestani res_f_5_16
Ash golestani res_f_5_16
Ashkan Golestani
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
Tieng Nguyen
 
Sudheer vaddi Resume
Sudheer vaddi ResumeSudheer vaddi Resume
Sudheer vaddi Resume
Sudheer Vaddi
 
Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018
Jay Vicory
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford
 
My profile
My profileMy profile
My profiledhruv_63
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS G
 
CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...
CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...
CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...Sandeep Ekhe
 

Similar to Edwin Vinoth_Resume (19)

SandeepKumar _Resume
SandeepKumar _ResumeSandeepKumar _Resume
SandeepKumar _Resume
 
Yegammai_CV
Yegammai_CVYegammai_CV
Yegammai_CV
 
4+yr Hardware Design Engineer_Richa
4+yr Hardware Design Engineer_Richa4+yr Hardware Design Engineer_Richa
4+yr Hardware Design Engineer_Richa
 
Ash golestani res_f_5_16
Ash golestani res_f_5_16Ash golestani res_f_5_16
Ash golestani res_f_5_16
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 
Sudheer vaddi Resume
Sudheer vaddi ResumeSudheer vaddi Resume
Sudheer vaddi Resume
 
CHANDAN RESUME
CHANDAN RESUMECHANDAN RESUME
CHANDAN RESUME
 
Sivanantham resume
Sivanantham resumeSivanantham resume
Sivanantham resume
 
RESUME
RESUMERESUME
RESUME
 
Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 Resume
 
Michael Vogwell
Michael VogwellMichael Vogwell
Michael Vogwell
 
Aniruddha_More_Resume
Aniruddha_More_ResumeAniruddha_More_Resume
Aniruddha_More_Resume
 
SVS_Resume
SVS_ResumeSVS_Resume
SVS_Resume
 
My profile
My profileMy profile
My profile
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWARE
 
Resume_Bhasker
Resume_BhaskerResume_Bhasker
Resume_Bhasker
 
CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...
CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...
CV SANDEEP_EKHE_ME_VLSI and Embedded Systems_4.9 year Exp in Embedded Firmwar...
 
Bindu_Resume
Bindu_ResumeBindu_Resume
Bindu_Resume
 

Edwin Vinoth_Resume

  • 1. 1 Edwin Vinoth Abraham aedvinoth@gmail.com Mobile No: +91-9884319186 Summary EXPERIENCE& CAPABILITIES:  6 years of experience in High speed Board Design and Testing.  2 years of experience in System Integration.  Proficient in Design Analysis: Power & Thermal Analysis, Part-Stress/Tolerance/De- Rating, FMEA, Logic Compatibility analysis, Timing Analysis& Worst Case Analysis.  BOM & Net list creation and verification.  Prepared PCB constraint document for layout and DVT plan for testing.  Analog and Digital circuit design and simulation.  Worked on Complete Design Validation of Hardware and performed Parametric Testing.  Symbol Creation and Review and Footprint review using Concept HDL.  Work with Mechanical Engineer, Layout Engineer to get best optimized component placement and layout routing.  Worked on design, Testing of Serial Protocols & Interfaces:I2C, I2S, SPI, RS485,RS232, USB and DDR interfaces.  Design, simulation, testing and debugging of LDO and Buck/Boostswitchingregulator.  Debug, troubleshoot and bring up of prototype board designs.  Worked on various Schematic Capture Entry Tools- Concept HDL, Altium, LT-Spice.  Involved in Requirement Study, High level & Low level Architecture design, project planning and Customer Interactions.  Worked with Part Procurement Team on component cost and lead time issues.  Delivery of Documents and reports based on customer requirements. PROFESSIONAL EXPERINCE Lead Engineer, HCL Technologies, Chennai January 2011-Present  Module requirement preparation in DOORS for Aerospace System.  Developed a Dental curing system for medical use with a PIC microcontroller, digital and analog circuitry, including documentation. Created schematics in Altium Designer, tested and supported the prototype build.  Designed and simulated Brake side driver with a digital and analog circuitry, including analysis and documentation for Aerospace System. Created schematics in Concept HDL.  Understanding the FPGA requirements and generating test plans with reference to the Test jig for Aerospace System.  Design validation and up gradation for a hardware re-engineering with new components based on the new technology. Created schematics in Concept HDL, design analysis for replaced components for Aerospace System.  Testing and qualification of Intel processor with multiple interfaces.
  • 2. 2 Hardware Design Engineer, Multi Tech System ,Bangalore Jan2008 – Dec2010  Developed a telecommunication based product for ship with an AT91RM9200 and Sam7x, including architecture, design specifications, Design analysis, schematics capture in Orcad and final documentation. Tested and supported the prototype build.  Developed an IPPBXwith an AT91RM9200, SAM7x and digital and analog circuitry, CPLD programming with block level design using Quartus tool. Tested and debugged the developed product.  Designed an Early warning system with CPLD and AT91RM9200.Created schematics in Orcad Capture,CPLD programmed using Quartus tool. Technology Expertise Tools Expertise Digital Simulation Modelsim 5.8,Active HDL Analog Simulation Orcad Capture 9.1,Concept HDL, Altium, LT Spice IDE Xilinx ISE 8.1, Quartus 8.1 Microsoft Office Tools Word, Excel, PowerPoint, Visio Software Skills Verilog, VHDL, C Project Experience: Power Distribution System Role: The DC Power Center serves as the central entry and distribution point for the aircraft primary DC electrical power distribution system. The DCPC includes secondary power switching elements for control and protection of the secondary power distribution assembly, cabin feeders,and control and protection for the power output to the electrical management system control and display units. Responsibilities:  Module requirement document in DOORS  Module implementation document  Worst case Functional and Stress Analysis.  Simulation using Cadence.  Co-ordinate with FPGA team to prepare Board MRD and updated the requirements based on their MRD. Dental Curing System: The LED curing light system is a device used for the polymerization of light sensitive dental materials on the 450-470nm range. The LED Curing Light System consists of a Charging Dock and a detachable Hand piece. The Charging Dock is used to hold the Hand piece unit while charging and the Hand piece is used for curing purpose. The Hand piece shall contain an LED light engine, rechargeable battery and PCB’s. A microcontroller will be used to control three modes: (with 5, 10 & 20 seconds) each mode specifies LEDcuring output and audible beeptiming indication. The device will have two push button switches for mode and trigger selection. Mode switch is used to select the curing mode and a trigger switch
  • 3. 3 is used to activate the LED light engine curing output. The Hand piece shall have a single connector provision to connect both AC power input adapter directly from wall power and communication interfaces. Responsibilities:  Design and validation of entire Hardware against the requirements.  Electrical High Level & Low level Design document preparation  Worst-case Circuit Analysis(De-rating, FMEA, Compatibility)  Design specification document preparation  Design improvement suggestions and Requirement analysis.  Testing the design and validate the result with expected. Automate-Mirror: The Automate Mirror is an easy to fit automotive rearview mirror incorporating multiple functions to enhance safety of road users and provide features that bring benefits to fleet operators. These include Bluetooth hands free, embedded TollTag and wireless functionality. Responsibilities:  Design and validation of entire Hardware against the requirements.  Component Selection and Schematics Designing.  Worst-case Circuit Analysis(De-rating, FMEA, Compatibility)  BOM creation and verification.  Testing the design and validate the result with expected. Brake High side driver: The basic function of the Brake high side driver with Buck-Boost DC-DC converter circuit is to convert the external 28Vdc supply (17.5Vdc to 33Vdc) to 21.9Vdc (typical) and drive the Brake load based on digital control input status. Responsibilities:  Design, Schematic capture and simulation using Concept HDL.  Worst-case Circuit Analysis(De-rating, FMEA, Compatibility)  Design specification document preparation.  Design improvement suggestions. Hardware Re-Engineering: Engineering verification testing and qualifying the Intel processor board with multiple interfaces like DDR3,HDMI, PCIe,SATA,USB, SD, MMC, eMMC. Responsibilities:  Understanding and study of SD, MMC and eMMC interfaces.
  • 4. 4  Functional and Engineering Verification Test of SD, MMC and eMMC interfaces.  Logic compatibility and timing analysis of SD, MMC and eMMC interfaces. Internet Protocol Based Private Branch Exchange (IPPBX): MBSRE is providing communication in ship. MBSRE having Member Station, Announcement Station, Audio Server and Speaker Station as end systems. Other elements are EMP for Media processing and ECC for Call controlling. Member Stations are having two lines; one is for Intra conference and other for inter conference / Alarm / Announcement. On system boot up all the Member Stations will go to intra conference with their allotted group/groups. Announcement Station can give announcement or alarm to the SpeakerStations. Audio Serverwill give the music to the SpeakerStation. EMP will provide the conference, multicast the announcement, alarm and music. Responsibilities:  Design the entire product with AT91RM9200 and sam7x processor.  Hardware support to test and debug AT91RM9200 interface  Hardware support to test and debug FXO and FXS gateway.  Performing the Design Analysis: Power & Thermal Analysis, Part-Stress/Tolerance/De- Rating, FMEA & Worst Case Analysis  Collect electrical, technology, package, and environmental data from the datasheets.  Worked on design & Testing of Codec interface, flash interface, DRAM interface, CPLD Interface and Logic gates interface for ARM9200 and sam7x processor. Early Warning System: A project to communicate in remote areas,to avoid vast range of disaster. The systems include an application server, a central gateway in main site and remote gateways in two remote areas. The Central gateway and remote gateways are connected with telephone lines through which calls are initiated and announcement is played in remote areas. Responsibilities:  Collect electrical, technology, package, and environmental data from the datasheets.  Performing the Design Analysis: Power & Thermal Analysis, Part-Stress/Tolerance/De- Rating, FMEA & Worst Case Analysis  Responsible for whole hardware design, Testing, Debugging.  Hardware support to test and debug FXO and FXS gateway.  Worked on design & Testing of Codec interface, Flash interface, SDRAM interface, and CPLD interfaces for ARM9200 and sam7x processor.  Designed block level schematic to program the CPLD using Quartus. ACADEMICQUALIFICATION:  Jul/2005 - Apr/2007: ME in EST (EMBEDDED SYSTEM TECHNOLOGIES)-College Of Engineering, Anna University, Guindy.
  • 5. 5  Jan /2001 – Dec 2004:AMIE in ECE (Electronics and communication Engineering)-The Institution of Engineers, Kolkata  Jul/1997-Apr 2000: Diploma in ECE (Electronics and communication Engineering)-Central Polytechnic, Tharamani. Personal Details: Date ofBirth : 31-07-1982 Marital Status : Married Contact : 85/46,Palayampillai nagar,Ayanavaram,Chennai-600023, Tamilnadu, India. Language Known : English, Tamil, Telgu I solemnly declare that all the information mentioned above is true to the best of my knowledge and belief. Signature (A. Edwin Vinoth)