SlideShare a Scribd company logo
MICROPROCESSOR
INTERFACING
 Programs and data that are executed by the
microprocessor have to be stored in ROM/EPROM and RAM
 8085 has 16 address lines (A0 - A15)
Maximum of 64 KB (= 2^16 bytes) of memory locations
can be interfaced
 Memory address space takes values from 0000H to FFFFH
 IO/M , RD and WR when it wants to read from and write
into memory or I/O devices
INTERFACING MEMORY WITH 8085
 CE or CS(chip enable or chip select)
 OE or RD (output enable or read)
 WE or WR (write enable or write)
INTERFACING MEMORY (memory pins)WITH 8085
Generation of Control Signals for Memory
8085 activates IO/M , RD and WR signals as shown
in the Table
INTERFACING MEMORY WITH 8085
 Using IO/M , RD and WR two control signals
MEMR(memory read) and MEMW(memory write)
INTERFACING MEMORY WITH 8085
Specification of IC 2764:
8 KB (8 x 2^10 byte) EPROM chip
13 address lines (2^13 bytes = 8 KB)
Address range allocated to the chip is
0000H – 1FFFH
INTERFACE AN IC 2764 WITH 8085
 13 address lines of IC are connected to A0-A12
 Remaining (A13, A14, A15) are connected to
address decoder formed using logic gates
 Output of decoder is connected to the CE pin of IC
 Chip is enabled whenever the 8085 places an
address allocated to EPROM chip in the address
bus
INTERFACE AN IC 2764 WITH 8085
INTERFACE AN IC 2764 WITH 8085
INTERFACE AN IC 2764 WITH 8085
EXAMPLES OF MEMORY INTERFACING
EXAMPLE-2
Consider a system in which the full memory space 64KB is utilized for
EPROM memory. Interface the EPROM with 8085 processor.
 The memory capacity is 64 Kbytes. i.e. 2^n = 64 x 1024 bytes
 where n = address lines. So, n = 16.
 In this system the entire 16 address lines of the processor are
connected to address input pins of memory IC in order to address
the internal locations of memory.
EXAMPLES OF MEMORY INTERFACING
EXAMPLE-2
 The chip select (CS) pin of EPROM is permanently tied to logic low
(i.e., tied to ground).
 Since the processor is connected to EPROM, the active low RD pin
is connected to active low output enable pin of EPROM.
 The range of address for EPROM is 0000H to FFFFH.
EXAMPLE-2
EXAMPLES OF MEMORY INTERFACING
EXAMPLES OF MEMORY INTERFACING
EXAMPLE-3
Consider a system in which the available 64KB memory space is equally
divided between EPROM and RAM. Interface the EPROM and RAM with
8085 processor.
Implement 32KB memory capacity of EPROM using single IC 27256.
32KB RAM capacity is implemented using single IC 62256.
The 32KB memory requires 15 address lines and so the address lines
A0 - A14 of the processor are connected to 15 address pins of both
EPROM and RAM.
EXAMPLES OF MEMORY INTERFACING
EXAMPLE-3
The unused address line A15 is used as to chip select. If A15 is 1, it select
RAM and If A15 is 0, it select EPROM.
Inverter is used for selecting the memory.
The memory used is both Ram and EPROM, so the low RD and WR pins of
processor are connected to low WE and OE pins of memory respectively.
The address range of EPROM will be 0000H to 7FFFH and that of RAM will
be 8000H to FFFFH.
EXAMPLE-3
EXAMPLES OF MEMORY INTERFACING
EXAMPLES OF MEMORY INTERFACING
EXAMPLE-4
Consider a system in which 32KB memory space is implemented using
four numbers of 8KB memory. Interface the EPROM and RAM with 8085
processor.
The total memory capacity is 32KB. So, let two number of 8KB
memory be EPROM and the remaining two numbers be RAM.
Each 8KB memory requires 13 address lines and so the address lines
A0- A12 of the processor are connected to 13 address pins of all the
memory.
EXAMPLES OF MEMORY INTERFACING
EXAMPLE-4
The address lines and A13 - A14 can be decoded using a 2-to-4
decoder to generate four chip select signals.
These four chip select signals can be used to select one of the four
memory IC at any one time.
The address line A15 is used as enable for decoder.
The simplified schematic memory organization is shown.
MEMORY INTERFACING WITH 8085
DECODER:
REVIEW

More Related Content

Similar to interfacing1 lecture notes for eng 5.ppt

MPMC.pptx
MPMC.pptxMPMC.pptx
MPMC.pptx
prakashpacet
 
Bus Structure, Memory and I/O Interfacing
Bus Structure, Memory and I/O InterfacingBus Structure, Memory and I/O Interfacing
Bus Structure, Memory and I/O Interfacing
Hetauda City College
 
Microprocessor questions converted
Microprocessor questions convertedMicroprocessor questions converted
Microprocessor questions converted
ArghodeepPaul
 
Memory_Interface.pdf
Memory_Interface.pdfMemory_Interface.pdf
Memory_Interface.pdf
MuhammadWaseem241481
 
Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
Madhusudan Donga
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
kasheen2803
 
Chapter 9
Chapter 9Chapter 9
Ch3
Ch3Ch3
Microprocessor Part 1
Microprocessor    Part 1Microprocessor    Part 1
Microprocessor Part 1
Sajan Agrawal
 
Chp3 designing bus system, memory & io copy
Chp3 designing bus system, memory & io   copyChp3 designing bus system, memory & io   copy
Chp3 designing bus system, memory & io copy
mkazree
 
timing_diagram_of_8085.pptx
timing_diagram_of_8085.pptxtiming_diagram_of_8085.pptx
timing_diagram_of_8085.pptx
BhagyarajKosamia
 
8051.ppt
8051.ppt8051.ppt
Microprocessor history1
Microprocessor history1Microprocessor history1
Microprocessor history1
HarshitParkar6677
 
Microprocessor history1
Microprocessor history1Microprocessor history1
Microprocessor history1
HarshitParkar6677
 
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdfPart of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Abhishekkumar397974
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacing
deval patel
 
RAM Design
RAM DesignRAM Design
RAM Design
Allegorised Akshay
 
Qb microprocessors
Qb microprocessorsQb microprocessors
Qb microprocessors
Neelam Kapoor
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
Vikas Gupta
 
Pdemodule 4
Pdemodule 4Pdemodule 4
Pdemodule 4
neerajtcr1990
 

Similar to interfacing1 lecture notes for eng 5.ppt (20)

MPMC.pptx
MPMC.pptxMPMC.pptx
MPMC.pptx
 
Bus Structure, Memory and I/O Interfacing
Bus Structure, Memory and I/O InterfacingBus Structure, Memory and I/O Interfacing
Bus Structure, Memory and I/O Interfacing
 
Microprocessor questions converted
Microprocessor questions convertedMicroprocessor questions converted
Microprocessor questions converted
 
Memory_Interface.pdf
Memory_Interface.pdfMemory_Interface.pdf
Memory_Interface.pdf
 
Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
 
Chapter 9
Chapter 9Chapter 9
Chapter 9
 
Ch3
Ch3Ch3
Ch3
 
Microprocessor Part 1
Microprocessor    Part 1Microprocessor    Part 1
Microprocessor Part 1
 
Chp3 designing bus system, memory & io copy
Chp3 designing bus system, memory & io   copyChp3 designing bus system, memory & io   copy
Chp3 designing bus system, memory & io copy
 
timing_diagram_of_8085.pptx
timing_diagram_of_8085.pptxtiming_diagram_of_8085.pptx
timing_diagram_of_8085.pptx
 
8051.ppt
8051.ppt8051.ppt
8051.ppt
 
Microprocessor history1
Microprocessor history1Microprocessor history1
Microprocessor history1
 
Microprocessor history1
Microprocessor history1Microprocessor history1
Microprocessor history1
 
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdfPart of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacing
 
RAM Design
RAM DesignRAM Design
RAM Design
 
Qb microprocessors
Qb microprocessorsQb microprocessors
Qb microprocessors
 
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessorInterfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
 
Pdemodule 4
Pdemodule 4Pdemodule 4
Pdemodule 4
 

More from JumanneChiyanda

Lecture notes eng - Line Coding New.ppt
Lecture notes eng  - Line Coding New.pptLecture notes eng  - Line Coding New.ppt
Lecture notes eng - Line Coding New.ppt
JumanneChiyanda
 
Synchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.pptSynchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.ppt
JumanneChiyanda
 
A digital group 8 for presentations.pptx
A digital group 8  for presentations.pptxA digital group 8  for presentations.pptx
A digital group 8 for presentations.pptx
JumanneChiyanda
 
Three-Phase Alternating C MachinesL2.pptx
Three-Phase Alternating C MachinesL2.pptxThree-Phase Alternating C MachinesL2.pptx
Three-Phase Alternating C MachinesL2.pptx
JumanneChiyanda
 
Array and string in C++_093547 analysis.pptx
Array and string in C++_093547 analysis.pptxArray and string in C++_093547 analysis.pptx
Array and string in C++_093547 analysis.pptx
JumanneChiyanda
 
NEW TRAINING ON E-RESOURCES ACCESS AND USE.ppt
NEW TRAINING ON E-RESOURCES ACCESS AND USE.pptNEW TRAINING ON E-RESOURCES ACCESS AND USE.ppt
NEW TRAINING ON E-RESOURCES ACCESS AND USE.ppt
JumanneChiyanda
 

More from JumanneChiyanda (6)

Lecture notes eng - Line Coding New.ppt
Lecture notes eng  - Line Coding New.pptLecture notes eng  - Line Coding New.ppt
Lecture notes eng - Line Coding New.ppt
 
Synchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.pptSynchronous COUNTER presentation eng.ppt
Synchronous COUNTER presentation eng.ppt
 
A digital group 8 for presentations.pptx
A digital group 8  for presentations.pptxA digital group 8  for presentations.pptx
A digital group 8 for presentations.pptx
 
Three-Phase Alternating C MachinesL2.pptx
Three-Phase Alternating C MachinesL2.pptxThree-Phase Alternating C MachinesL2.pptx
Three-Phase Alternating C MachinesL2.pptx
 
Array and string in C++_093547 analysis.pptx
Array and string in C++_093547 analysis.pptxArray and string in C++_093547 analysis.pptx
Array and string in C++_093547 analysis.pptx
 
NEW TRAINING ON E-RESOURCES ACCESS AND USE.ppt
NEW TRAINING ON E-RESOURCES ACCESS AND USE.pptNEW TRAINING ON E-RESOURCES ACCESS AND USE.ppt
NEW TRAINING ON E-RESOURCES ACCESS AND USE.ppt
 

Recently uploaded

Applications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdfApplications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdf
Atif Razi
 
Impartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 StandardImpartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 Standard
MuhammadJazib15
 
FUNDAMENTALS OF MECHANICAL ENGINEERING.pdf
FUNDAMENTALS OF MECHANICAL ENGINEERING.pdfFUNDAMENTALS OF MECHANICAL ENGINEERING.pdf
FUNDAMENTALS OF MECHANICAL ENGINEERING.pdf
EMERSON EDUARDO RODRIGUES
 
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdfAsymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
felixwold
 
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
PriyankaKilaniya
 
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
Paris Salesforce Developer Group
 
Lateral load-resisting systems in buildings.pptx
Lateral load-resisting systems in buildings.pptxLateral load-resisting systems in buildings.pptx
Lateral load-resisting systems in buildings.pptx
DebendraDevKhanal1
 
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptxSENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
b0754201
 
一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理
uqyfuc
 
Ericsson LTE Throughput Troubleshooting Techniques.ppt
Ericsson LTE Throughput Troubleshooting Techniques.pptEricsson LTE Throughput Troubleshooting Techniques.ppt
Ericsson LTE Throughput Troubleshooting Techniques.ppt
wafawafa52
 
Sri Guru Hargobind Ji - Bandi Chor Guru.pdf
Sri Guru Hargobind Ji - Bandi Chor Guru.pdfSri Guru Hargobind Ji - Bandi Chor Guru.pdf
Sri Guru Hargobind Ji - Bandi Chor Guru.pdf
Balvir Singh
 
openshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoinopenshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoin
snaprevwdev
 
An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...
An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...
An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...
DharmaBanothu
 
Supermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdfSupermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdf
Kamal Acharya
 
Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...
Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...
Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...
Dr.Costas Sachpazis
 
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICSUNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
vmspraneeth
 
Northrop Grumman - Aerospace Structures Overvi.pdf
Northrop Grumman - Aerospace Structures Overvi.pdfNorthrop Grumman - Aerospace Structures Overvi.pdf
Northrop Grumman - Aerospace Structures Overvi.pdf
takipo7507
 
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
nedcocy
 
paper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdfpaper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdf
ShurooqTaib
 
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
OKORIE1
 

Recently uploaded (20)

Applications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdfApplications of artificial Intelligence in Mechanical Engineering.pdf
Applications of artificial Intelligence in Mechanical Engineering.pdf
 
Impartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 StandardImpartiality as per ISO /IEC 17025:2017 Standard
Impartiality as per ISO /IEC 17025:2017 Standard
 
FUNDAMENTALS OF MECHANICAL ENGINEERING.pdf
FUNDAMENTALS OF MECHANICAL ENGINEERING.pdfFUNDAMENTALS OF MECHANICAL ENGINEERING.pdf
FUNDAMENTALS OF MECHANICAL ENGINEERING.pdf
 
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdfAsymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
Asymmetrical Repulsion Magnet Motor Ratio 6-7.pdf
 
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
Prediction of Electrical Energy Efficiency Using Information on Consumer's Ac...
 
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
AI + Data Community Tour - Build the Next Generation of Apps with the Einstei...
 
Lateral load-resisting systems in buildings.pptx
Lateral load-resisting systems in buildings.pptxLateral load-resisting systems in buildings.pptx
Lateral load-resisting systems in buildings.pptx
 
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptxSENTIMENT ANALYSIS ON PPT AND Project template_.pptx
SENTIMENT ANALYSIS ON PPT AND Project template_.pptx
 
一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理一比一原版(USF毕业证)旧金山大学毕业证如何办理
一比一原版(USF毕业证)旧金山大学毕业证如何办理
 
Ericsson LTE Throughput Troubleshooting Techniques.ppt
Ericsson LTE Throughput Troubleshooting Techniques.pptEricsson LTE Throughput Troubleshooting Techniques.ppt
Ericsson LTE Throughput Troubleshooting Techniques.ppt
 
Sri Guru Hargobind Ji - Bandi Chor Guru.pdf
Sri Guru Hargobind Ji - Bandi Chor Guru.pdfSri Guru Hargobind Ji - Bandi Chor Guru.pdf
Sri Guru Hargobind Ji - Bandi Chor Guru.pdf
 
openshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoinopenshift technical overview - Flow of openshift containerisatoin
openshift technical overview - Flow of openshift containerisatoin
 
An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...
An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...
An In-Depth Exploration of Natural Language Processing: Evolution, Applicatio...
 
Supermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdfSupermarket Management System Project Report.pdf
Supermarket Management System Project Report.pdf
 
Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...
Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...
Sachpazis_Consolidation Settlement Calculation Program-The Python Code and th...
 
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICSUNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
UNIT 4 LINEAR INTEGRATED CIRCUITS-DIGITAL ICS
 
Northrop Grumman - Aerospace Structures Overvi.pdf
Northrop Grumman - Aerospace Structures Overvi.pdfNorthrop Grumman - Aerospace Structures Overvi.pdf
Northrop Grumman - Aerospace Structures Overvi.pdf
 
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
一比一原版(爱大毕业证书)爱荷华大学毕业证如何办理
 
paper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdfpaper relate Chozhavendhan et al. 2020.pdf
paper relate Chozhavendhan et al. 2020.pdf
 
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
DESIGN AND MANUFACTURE OF CEILING BOARD USING SAWDUST AND WASTE CARTON MATERI...
 

interfacing1 lecture notes for eng 5.ppt

  • 2.  Programs and data that are executed by the microprocessor have to be stored in ROM/EPROM and RAM  8085 has 16 address lines (A0 - A15) Maximum of 64 KB (= 2^16 bytes) of memory locations can be interfaced  Memory address space takes values from 0000H to FFFFH  IO/M , RD and WR when it wants to read from and write into memory or I/O devices INTERFACING MEMORY WITH 8085
  • 3.  CE or CS(chip enable or chip select)  OE or RD (output enable or read)  WE or WR (write enable or write) INTERFACING MEMORY (memory pins)WITH 8085
  • 4. Generation of Control Signals for Memory 8085 activates IO/M , RD and WR signals as shown in the Table INTERFACING MEMORY WITH 8085
  • 5.  Using IO/M , RD and WR two control signals MEMR(memory read) and MEMW(memory write) INTERFACING MEMORY WITH 8085
  • 6. Specification of IC 2764: 8 KB (8 x 2^10 byte) EPROM chip 13 address lines (2^13 bytes = 8 KB) Address range allocated to the chip is 0000H – 1FFFH INTERFACE AN IC 2764 WITH 8085
  • 7.  13 address lines of IC are connected to A0-A12  Remaining (A13, A14, A15) are connected to address decoder formed using logic gates  Output of decoder is connected to the CE pin of IC  Chip is enabled whenever the 8085 places an address allocated to EPROM chip in the address bus INTERFACE AN IC 2764 WITH 8085
  • 8. INTERFACE AN IC 2764 WITH 8085
  • 9. INTERFACE AN IC 2764 WITH 8085
  • 10. EXAMPLES OF MEMORY INTERFACING EXAMPLE-2 Consider a system in which the full memory space 64KB is utilized for EPROM memory. Interface the EPROM with 8085 processor.  The memory capacity is 64 Kbytes. i.e. 2^n = 64 x 1024 bytes  where n = address lines. So, n = 16.  In this system the entire 16 address lines of the processor are connected to address input pins of memory IC in order to address the internal locations of memory.
  • 11. EXAMPLES OF MEMORY INTERFACING EXAMPLE-2  The chip select (CS) pin of EPROM is permanently tied to logic low (i.e., tied to ground).  Since the processor is connected to EPROM, the active low RD pin is connected to active low output enable pin of EPROM.  The range of address for EPROM is 0000H to FFFFH.
  • 13. EXAMPLES OF MEMORY INTERFACING EXAMPLE-3 Consider a system in which the available 64KB memory space is equally divided between EPROM and RAM. Interface the EPROM and RAM with 8085 processor. Implement 32KB memory capacity of EPROM using single IC 27256. 32KB RAM capacity is implemented using single IC 62256. The 32KB memory requires 15 address lines and so the address lines A0 - A14 of the processor are connected to 15 address pins of both EPROM and RAM.
  • 14. EXAMPLES OF MEMORY INTERFACING EXAMPLE-3 The unused address line A15 is used as to chip select. If A15 is 1, it select RAM and If A15 is 0, it select EPROM. Inverter is used for selecting the memory. The memory used is both Ram and EPROM, so the low RD and WR pins of processor are connected to low WE and OE pins of memory respectively. The address range of EPROM will be 0000H to 7FFFH and that of RAM will be 8000H to FFFFH.
  • 16. EXAMPLES OF MEMORY INTERFACING EXAMPLE-4 Consider a system in which 32KB memory space is implemented using four numbers of 8KB memory. Interface the EPROM and RAM with 8085 processor. The total memory capacity is 32KB. So, let two number of 8KB memory be EPROM and the remaining two numbers be RAM. Each 8KB memory requires 13 address lines and so the address lines A0- A12 of the processor are connected to 13 address pins of all the memory.
  • 17. EXAMPLES OF MEMORY INTERFACING EXAMPLE-4 The address lines and A13 - A14 can be decoded using a 2-to-4 decoder to generate four chip select signals. These four chip select signals can be used to select one of the four memory IC at any one time. The address line A15 is used as enable for decoder. The simplified schematic memory organization is shown.
  • 18. MEMORY INTERFACING WITH 8085 DECODER: