SlideShare a Scribd company logo
1 of 20
Introduced 1971
Clock
Speed
108KHz
Bus Width 4-Bit
Number of
Transistors
2300
Maximum
Cache
memory
size
640-Bytes
Introduced 1972
Clock Speed 500-KHz up to
800KHz
Bus Width 8-Bits
Number of
Transistors
3,500
Maximum
Cache
memory size
16-KB
Introduced 1974
Clock
Speed
2-MHz
Bus Width 8-Bit microprocessor
Number of
Transistors
6,000
Maximum
Cache
memory
size
64-KB
Introduced 1978
Clock
Speed
5MHz, 8 MHz,
10MHz
Bus Width 16-Bits
Number of
Transistors
29,000
Maximum
Cache
memory size
1-MB
Introduced 1981
Clock
Speed
447KHz
Bus Width 16-Bit
Number of
Transistors
29,000
Maximum
Cache
memory
size
1-MB
Introduced 1982
Clock
Speed
12-MHz
Bus Width 16-Bit
Number of
Transistors
1,34000
Maximum
Cache
memory
size
16-MB
Introduced 1993
Clock
Speed
60MHz
to
166MHz
Bus Width 32-Bits
Number of
Transistors
3.1million up to 4.5million
Maximum
Cache
memory
size
8-KB
Introduced 1995
Clock
Speed
180 to
200MHz
Bus Width 64-Bits
Number of
Transistors
5.5 million
Maximum
Cache
memory
size
256/512-KB –L1
1-MB –L2
Introduced 1997
Clock
Speed
200MHz
to
300MHz
Bus Width 64-Bits
Number of
Transistors
7.5 million
Maximum
Cache
memory
size
512-KB L2
Introduced 1999
Clock
Speed
500MHz
to
1.4GHz
Bus Width 64-Bits
Number of
Transistors
9.5 million
Maximum
Cache
memory
size
512 KB, 1 MB
and 2-MB L2
Introduced 2000
Clock
Speed
2.16GHz to
2.66GHz
Bus Width 64-Bits
Number of
Transistors
230 million
Maximum
Cache
memory
size
L1 32-KB and
L2 256-KB
Introduced 2001 to
2006
Clock
Speed
733MHz
to
800MHz
Bus Width 64-Bits
Number of
Transistors
42 million
Maximum
Cache
memory
size
L2-96-KB
L2 -4-MB
Introduced 2006 to
2009
Clock
Speed
2.66GH
z to
3.6GHz
Bus Width 64-Bits
Number of
Transistors
228-million up to
410-million
Maximum
Cache
memory
size
L1-4-MB
L2 -6-MB
Introduced 2010-7
January
Clock
Speed
2.40GHz
up to
3.33GHz
Bus Width 64-Bits
Number of
Transistors
781-million
Maximum
Cache
memory
size
L1-64-KB per core
L2 -512-KB
L3-4-MB
Introduced 2009-Sep
Clock
Speed
3.2GHz
up to
3.60GHz
Bus Width 64-Bits
Number of
Transistors
781-million
Maximum
Cache
memory
size
L3-4MB-to 6-MB
Introduced 2011
Clock
Speed
3.5GHz
upto
4.0GHz
Bus Width 64-Bits
Number of
Transistors
1.4-Billion
Maximum
Cache
memory
size
L3- 8-MB into 20MB
ef erence:
http://www.slideshare.net/
http://www.eazynotes.com
http://www.answers.com/topic/intel

More Related Content

Similar to Intel processors historical background Presentation

Intel microprocessor history
Intel microprocessor historyIntel microprocessor history
Intel microprocessor history
Ramzi Alqrainy
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
Emrah Aptoula
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
Emrah Aptoula
 

Similar to Intel processors historical background Presentation (20)

Intel microprocessor history
Intel microprocessor historyIntel microprocessor history
Intel microprocessor history
 
Timeline of Processors
Timeline of ProcessorsTimeline of Processors
Timeline of Processors
 
Evolution of Intel Processors
Evolution of Intel ProcessorsEvolution of Intel Processors
Evolution of Intel Processors
 
History of processor
History of processorHistory of processor
History of processor
 
Myhomework
MyhomeworkMyhomework
Myhomework
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
Introduction to CMOS VLSI Design(Case Study On intel Processors).ppt
Introduction to CMOS VLSI Design(Case Study On intel Processors).pptIntroduction to CMOS VLSI Design(Case Study On intel Processors).ppt
Introduction to CMOS VLSI Design(Case Study On intel Processors).ppt
 
Lec22 intel
Lec22 intelLec22 intel
Lec22 intel
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
Notes processor contd
Notes processor contdNotes processor contd
Notes processor contd
 
Notes processor contd
Notes processor contdNotes processor contd
Notes processor contd
 
Genesis & Progression of Processors in CPU
Genesis & Progression of Processors in CPUGenesis & Progression of Processors in CPU
Genesis & Progression of Processors in CPU
 
All processors
All processorsAll processors
All processors
 
Microprocessor - A Brief History
Microprocessor - A Brief HistoryMicroprocessor - A Brief History
Microprocessor - A Brief History
 
Microprocessor GENERARIONS.pptx
Microprocessor  GENERARIONS.pptxMicroprocessor  GENERARIONS.pptx
Microprocessor GENERARIONS.pptx
 
MICROPROCESSOR & MICROCONTROLLER 8086,8051 Notes
MICROPROCESSOR & MICROCONTROLLER 8086,8051 NotesMICROPROCESSOR & MICROCONTROLLER 8086,8051 Notes
MICROPROCESSOR & MICROCONTROLLER 8086,8051 Notes
 
7000
70007000
7000
 

Recently uploaded

TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc
 
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
FIDO Alliance
 
Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...
Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...
Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...
panagenda
 
Microsoft BitLocker Bypass Attack Method.pdf
Microsoft BitLocker Bypass Attack Method.pdfMicrosoft BitLocker Bypass Attack Method.pdf
Microsoft BitLocker Bypass Attack Method.pdf
Overkill Security
 

Recently uploaded (20)

TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
TrustArc Webinar - Unified Trust Center for Privacy, Security, Compliance, an...
 
AI mind or machine power point presentation
AI mind or machine power point presentationAI mind or machine power point presentation
AI mind or machine power point presentation
 
WebRTC and SIP not just audio and video @ OpenSIPS 2024
WebRTC and SIP not just audio and video @ OpenSIPS 2024WebRTC and SIP not just audio and video @ OpenSIPS 2024
WebRTC and SIP not just audio and video @ OpenSIPS 2024
 
Introduction to use of FHIR Documents in ABDM
Introduction to use of FHIR Documents in ABDMIntroduction to use of FHIR Documents in ABDM
Introduction to use of FHIR Documents in ABDM
 
Microsoft CSP Briefing Pre-Engagement - Questionnaire
Microsoft CSP Briefing Pre-Engagement - QuestionnaireMicrosoft CSP Briefing Pre-Engagement - Questionnaire
Microsoft CSP Briefing Pre-Engagement - Questionnaire
 
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...Hyatt driving innovation and exceptional customer experiences with FIDO passw...
Hyatt driving innovation and exceptional customer experiences with FIDO passw...
 
How we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfHow we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdf
 
AI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by AnitarajAI in Action: Real World Use Cases by Anitaraj
AI in Action: Real World Use Cases by Anitaraj
 
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdfFrisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
Frisco Automating Purchase Orders with MuleSoft IDP- May 10th, 2024.pptx.pdf
 
Continuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
Continuing Bonds Through AI: A Hermeneutic Reflection on ThanabotsContinuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
Continuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
 
Cyber Insurance - RalphGilot - Embry-Riddle Aeronautical University.pptx
Cyber Insurance - RalphGilot - Embry-Riddle Aeronautical University.pptxCyber Insurance - RalphGilot - Embry-Riddle Aeronautical University.pptx
Cyber Insurance - RalphGilot - Embry-Riddle Aeronautical University.pptx
 
JavaScript Usage Statistics 2024 - The Ultimate Guide
JavaScript Usage Statistics 2024 - The Ultimate GuideJavaScript Usage Statistics 2024 - The Ultimate Guide
JavaScript Usage Statistics 2024 - The Ultimate Guide
 
ADP Passwordless Journey Case Study.pptx
ADP Passwordless Journey Case Study.pptxADP Passwordless Journey Case Study.pptx
ADP Passwordless Journey Case Study.pptx
 
Event-Driven Architecture Masterclass: Challenges in Stream Processing
Event-Driven Architecture Masterclass: Challenges in Stream ProcessingEvent-Driven Architecture Masterclass: Challenges in Stream Processing
Event-Driven Architecture Masterclass: Challenges in Stream Processing
 
Observability Concepts EVERY Developer Should Know (DevOpsDays Seattle)
Observability Concepts EVERY Developer Should Know (DevOpsDays Seattle)Observability Concepts EVERY Developer Should Know (DevOpsDays Seattle)
Observability Concepts EVERY Developer Should Know (DevOpsDays Seattle)
 
Human Expert Website Manual WCAG 2.0 2.1 2.2 Audit - Digital Accessibility Au...
Human Expert Website Manual WCAG 2.0 2.1 2.2 Audit - Digital Accessibility Au...Human Expert Website Manual WCAG 2.0 2.1 2.2 Audit - Digital Accessibility Au...
Human Expert Website Manual WCAG 2.0 2.1 2.2 Audit - Digital Accessibility Au...
 
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
Event-Driven Architecture Masterclass: Engineering a Robust, High-performance...
 
Introduction to FIDO Authentication and Passkeys.pptx
Introduction to FIDO Authentication and Passkeys.pptxIntroduction to FIDO Authentication and Passkeys.pptx
Introduction to FIDO Authentication and Passkeys.pptx
 
Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...
Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...
Easier, Faster, and More Powerful – Alles Neu macht der Mai -Wir durchleuchte...
 
Microsoft BitLocker Bypass Attack Method.pdf
Microsoft BitLocker Bypass Attack Method.pdfMicrosoft BitLocker Bypass Attack Method.pdf
Microsoft BitLocker Bypass Attack Method.pdf
 

Intel processors historical background Presentation