The latest innovation technology in computing devices has given a rise of compact, speedy and economical products which also embeds cryptography hardware on-chip. This device generally holds secret key and confidential information, more attention has been given to attacks on hardware which guards such secure information. The attacker may leak secret information from symmetric crypto-hardware (AES, DES etc.) using side-channel analysis, fault injection or exploiting existing test infrastructure. This paper examines various DFT based attack implementation method applied to cryptographic hardware. The paper contains an extensive analysis of attacks based on various parameters. The countermeasures are classified and analyzed in details.
A Survey on Hidden Markov Model (HMM) Based Intention Prediction TechniquesIJERA Editor
The extensive use of virtualization in implementing cloud infrastructure brings unrivaled security concerns for cloud tenants or customers and introduces an additional layer that itself must be completely configured and secured. Intruders can exploit the large amount of cloud resources for their attacks. This paper discusses two approaches In the first three features namely ongoing attacks, autonomic prevention actions, and risk measure are Integrated to our Autonomic Cloud Intrusion Detection Framework (ACIDF) as most of the current security technologies do not provide the essential security features for cloud systems such as early warnings about future ongoing attacks, autonomic prevention actions, and risk measure. The early warnings are signaled through a new finite State Hidden Markov prediction model that captures the interaction between the attackers and cloud assets. The risk assessment model measures the potential impact of a threat on assets given its occurrence probability. The estimated risk of each security alert is updated dynamically as the alert is correlated to prior ones. This enables the adaptive risk metric to evaluate the cloud’s overall security state. The prediction system raises early warnings about potential attacks to the autonomic component, controller. Thus, the controller can take proactive corrective actions before the attacks pose a serious security risk to the system. In another Attack Sequence Detection (ASD) approach as Tasks from different users may be performed on the same machine. Therefore, one primary security concern is whether user data is secure in cloud. On the other hand, hacker may facilitate cloud computing to launch larger range of attack, such as a request of port scan in cloud with multiple virtual machines executing such malicious action. In addition, hacker may perform a sequence of attacks in order to compromise his target system in cloud, for example, evading an easy-to-exploit machine in a cloud and then using the previous compromised to attack the target. Such attack plan may be stealthy or inside the computing environment, so intrusion detection system or firewall has difficulty to identify it.
Secure Checkpointing Approach for Mobile Environmentidescitation
Mobile nodes such as mobile phones, laptops etc are widely used nowadays. The
services must be always available, reliable and uninterrupted. The communication must be
secure. Fault tolerance is the most important feature of these systems. To make a system
fault tolerant at operating system level we apply check pointing. Security threats like
information leakage, information theft, information change can be done by a malicious node
at the time of communication between two legitimate nodes. Elliptic curve cryptography is
used to provide authentication, confidentiality, non repudiation etc. Main objective of our
work is to design a low overhead secured fault tolerant system which makes the
computation and communication secure. The saving of system state is needed to recover
from failure. The reliable backing store is also needed for recovery from failure.
AN ANTI-CLONE ATTACK KEY MANAGEMENT SCHEME FOR WIRELESS SENSOR NETWORKScsandit
Wireless Sensor Networks (WSNs) are subject to various kinds of attacks such as replaying of
messages, battery exhausting, and nodes compromising. While most of these attacks can be
dealt with through cryptographic security protocols provided by key management schemes,
there are always a few that manage to really cause problems. One such attack that is most
common and significant in WSNs is cloning attack. In clone attack, the intruder tries to capture
and compromise some nodes and inject them into several locations throughout the network in
order to conduct other types of attacks. Moreover, if this attack is not detected early, then these
replicated injected nodes will consume a large amount of the network resources. In this paper,
we analyze several key management schemes that can be used for checking integrity and
preventing cloning attacks. After analyzing the problems associated with these schemes, we
propose a model that allows us to distinguish between legitimate nodes and cloned nodes in
such sensor networks.
A survey on wireless sensor networks security with the integration of cluster...csandit
Keying technique in Wireless Sensor Networks(WSNs) is one of the most emerging fields of
WSN security. In order to provide security on WSN, the role of Key distribution technique is
considered to be very significant and thus the key management plays a crucial and fundamental
roles in the security service of WSNs. This paper reviews pairwise key establishment technique
along with the architecture and the environment of WSN. The cluster based group key
agreement protocols for infrastructure base WSN are discussed in this paper. This paper also
reviews how the security can be provided to WSNs with the integration of clustering and keying
techniques. The survey also provides a more detailed discussion on the comparison between
different cluster based group key agreement protocols.
A SURVEY ON WIRELESS SENSOR NETWORKS SECURITY WITH THE INTEGRATION OF CLUSTER...cscpconf
Keying technique in Wireless Sensor Networks(WSNs) is one of the most emerging fields ofWSN security. In order to provide security on WSN, the role of Key distribution technique is
considered to be very significant and thus the key management plays a crucial and fundamentalroles in the security service of WSNs. This paper reviews pairwise key establishment techniquealong with the architecture and the environment of WSN. The cluster based group key
agreement protocols for infrastructure base WSN are discussed in this paper. This paper also
reviews how the security can be provided to WSNs with the integration of clustering and keying
techniques. The survey also provides a more detailed discussion on the comparison between different cluster based group key agreement protocols.
RMAC – A LIGHTWEIGHT AUTHENTICATION PROTOCOL FOR HIGHLY CONSTRAINED IOT DEVICESijcisjournal
Nowadays, highly constrained IoT devices have earned an important place in our everyday lives. These devices mainly comprise RFID (Radio-Frequency Identification) or WSN (Wireless Sensor Networks) components. Their adoption is growing in areas where data security or privacy or both must be guaranteed. Therefore, it is necessary to develop appropriate security solutions for these systems. Many papers have proposed solutions for encryption or authentication. But it turns out that sometimes the proposal has security flaw or is ill-suited for the constrained IoT devices (which has very limited processing and storage capacities).In this paper, we introduce a new authentication protocol inspired by Mirror-Mac (MM) which is a generic construction of authentication protocol proposed by Mol et al. Our proposal named RMAC is well suited for highly constrained IoT devices since its implementation uses simple and lightweight algorithms. We also prove that RMAC is at least as secure as the MM protocol and thus secure against man-in-the-middle attacks.
Hybrid Technique for Detection of Denial of Service (DOS) Attack in Wireless ...Eswar Publications
Wireless Sensor Network (WSNs) are deployed at aggressive environments which are vulnerable to various security attacks such as Wormholes, Denial of Attacks and Sybil Attacks. There are various intrusion detection techniques that are used to identify attacks in a network with high accuracy level. This paper has focused on Denial of Service attack, since it is the most common attack that affects the environment severely. Therefore a new hybrid technique combining Hidden Markov Model with Ant Colony Optimization (HMM+ACO) has been
proposed that gives improved performance than the other techniques.
A Survey on Hidden Markov Model (HMM) Based Intention Prediction TechniquesIJERA Editor
The extensive use of virtualization in implementing cloud infrastructure brings unrivaled security concerns for cloud tenants or customers and introduces an additional layer that itself must be completely configured and secured. Intruders can exploit the large amount of cloud resources for their attacks. This paper discusses two approaches In the first three features namely ongoing attacks, autonomic prevention actions, and risk measure are Integrated to our Autonomic Cloud Intrusion Detection Framework (ACIDF) as most of the current security technologies do not provide the essential security features for cloud systems such as early warnings about future ongoing attacks, autonomic prevention actions, and risk measure. The early warnings are signaled through a new finite State Hidden Markov prediction model that captures the interaction between the attackers and cloud assets. The risk assessment model measures the potential impact of a threat on assets given its occurrence probability. The estimated risk of each security alert is updated dynamically as the alert is correlated to prior ones. This enables the adaptive risk metric to evaluate the cloud’s overall security state. The prediction system raises early warnings about potential attacks to the autonomic component, controller. Thus, the controller can take proactive corrective actions before the attacks pose a serious security risk to the system. In another Attack Sequence Detection (ASD) approach as Tasks from different users may be performed on the same machine. Therefore, one primary security concern is whether user data is secure in cloud. On the other hand, hacker may facilitate cloud computing to launch larger range of attack, such as a request of port scan in cloud with multiple virtual machines executing such malicious action. In addition, hacker may perform a sequence of attacks in order to compromise his target system in cloud, for example, evading an easy-to-exploit machine in a cloud and then using the previous compromised to attack the target. Such attack plan may be stealthy or inside the computing environment, so intrusion detection system or firewall has difficulty to identify it.
Secure Checkpointing Approach for Mobile Environmentidescitation
Mobile nodes such as mobile phones, laptops etc are widely used nowadays. The
services must be always available, reliable and uninterrupted. The communication must be
secure. Fault tolerance is the most important feature of these systems. To make a system
fault tolerant at operating system level we apply check pointing. Security threats like
information leakage, information theft, information change can be done by a malicious node
at the time of communication between two legitimate nodes. Elliptic curve cryptography is
used to provide authentication, confidentiality, non repudiation etc. Main objective of our
work is to design a low overhead secured fault tolerant system which makes the
computation and communication secure. The saving of system state is needed to recover
from failure. The reliable backing store is also needed for recovery from failure.
AN ANTI-CLONE ATTACK KEY MANAGEMENT SCHEME FOR WIRELESS SENSOR NETWORKScsandit
Wireless Sensor Networks (WSNs) are subject to various kinds of attacks such as replaying of
messages, battery exhausting, and nodes compromising. While most of these attacks can be
dealt with through cryptographic security protocols provided by key management schemes,
there are always a few that manage to really cause problems. One such attack that is most
common and significant in WSNs is cloning attack. In clone attack, the intruder tries to capture
and compromise some nodes and inject them into several locations throughout the network in
order to conduct other types of attacks. Moreover, if this attack is not detected early, then these
replicated injected nodes will consume a large amount of the network resources. In this paper,
we analyze several key management schemes that can be used for checking integrity and
preventing cloning attacks. After analyzing the problems associated with these schemes, we
propose a model that allows us to distinguish between legitimate nodes and cloned nodes in
such sensor networks.
A survey on wireless sensor networks security with the integration of cluster...csandit
Keying technique in Wireless Sensor Networks(WSNs) is one of the most emerging fields of
WSN security. In order to provide security on WSN, the role of Key distribution technique is
considered to be very significant and thus the key management plays a crucial and fundamental
roles in the security service of WSNs. This paper reviews pairwise key establishment technique
along with the architecture and the environment of WSN. The cluster based group key
agreement protocols for infrastructure base WSN are discussed in this paper. This paper also
reviews how the security can be provided to WSNs with the integration of clustering and keying
techniques. The survey also provides a more detailed discussion on the comparison between
different cluster based group key agreement protocols.
A SURVEY ON WIRELESS SENSOR NETWORKS SECURITY WITH THE INTEGRATION OF CLUSTER...cscpconf
Keying technique in Wireless Sensor Networks(WSNs) is one of the most emerging fields ofWSN security. In order to provide security on WSN, the role of Key distribution technique is
considered to be very significant and thus the key management plays a crucial and fundamentalroles in the security service of WSNs. This paper reviews pairwise key establishment techniquealong with the architecture and the environment of WSN. The cluster based group key
agreement protocols for infrastructure base WSN are discussed in this paper. This paper also
reviews how the security can be provided to WSNs with the integration of clustering and keying
techniques. The survey also provides a more detailed discussion on the comparison between different cluster based group key agreement protocols.
RMAC – A LIGHTWEIGHT AUTHENTICATION PROTOCOL FOR HIGHLY CONSTRAINED IOT DEVICESijcisjournal
Nowadays, highly constrained IoT devices have earned an important place in our everyday lives. These devices mainly comprise RFID (Radio-Frequency Identification) or WSN (Wireless Sensor Networks) components. Their adoption is growing in areas where data security or privacy or both must be guaranteed. Therefore, it is necessary to develop appropriate security solutions for these systems. Many papers have proposed solutions for encryption or authentication. But it turns out that sometimes the proposal has security flaw or is ill-suited for the constrained IoT devices (which has very limited processing and storage capacities).In this paper, we introduce a new authentication protocol inspired by Mirror-Mac (MM) which is a generic construction of authentication protocol proposed by Mol et al. Our proposal named RMAC is well suited for highly constrained IoT devices since its implementation uses simple and lightweight algorithms. We also prove that RMAC is at least as secure as the MM protocol and thus secure against man-in-the-middle attacks.
Hybrid Technique for Detection of Denial of Service (DOS) Attack in Wireless ...Eswar Publications
Wireless Sensor Network (WSNs) are deployed at aggressive environments which are vulnerable to various security attacks such as Wormholes, Denial of Attacks and Sybil Attacks. There are various intrusion detection techniques that are used to identify attacks in a network with high accuracy level. This paper has focused on Denial of Service attack, since it is the most common attack that affects the environment severely. Therefore a new hybrid technique combining Hidden Markov Model with Ant Colony Optimization (HMM+ACO) has been
proposed that gives improved performance than the other techniques.
Data Transfer Security solution for Wireless Sensor NetworkEditor IJCATR
WSN is a wide growth area for specific resource limited application. Factor associated with technology like, the encryption
security, operating speed and power consumption for network. Here, we introduce a mechanism for secure transferring of data is WSN
and various security related issues. This energy-efficient encryption is a secure communication framework in which an algorithm is
used to encode the sensed data using like, RC5, AES and CAST Algorithm. The proposed scheme is most suitable for wireless sensor
networks that incorporate data centric routing protocols. An algorithm in sensor network is help to designers predict security
performance under a set of constraints for WSNs. This symmetric key function is used to guarantee secure communications between
in-network nodes and reliable operation cost. RC5 is good on the code point of view, but the key schedule consumes more resource
time for efficient security aspects.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Replication of attacks in a wireless sensor network using ns2eSAT Journals
Abstract A Wireless Sensor Network (WSN) comprises of sovereign sensor devices that are used to supervise physical and environmental conditions like temperature and pressure. The WSN is built of hundreds and thousands of recognizing stations called nodes, where each node consists of one or more sensors having a radio transceiver, an internal/external antenna, a microcontroller and a battery. Wireless sensor networks are the systems that are used to communicate by sensing the behavioral changes and the sensing nodes will collect the data and it will get handled. After data handling, the data will be sent to the receiver. The wireless sensor networks have to be fortified from network attacks especially at unfavorable situations because data can easily be obtained by the attackers. There are also some security protocols being implemented in sensor networks. There are some limitations in a wireless sensor network like they have limited storage capacity, limited capability of processing and limited energy to transmit data. These drawbacks can make wireless sensor network different from other networks. The imitation of the attacks are done in the NS2 simulator. By imitating, the performance of the network can be monitored. Keywords: Network Security, Wireless, Sensor, Internet, System Security, Simulator, NS2, Simulation of attacks.
Key Updating for Leakage Resiliency with Application to AES Modes of Operation1crore projects
IEEE PROJECTS 2015
1 crore projects is a leading Guide for ieee Projects and real time projects Works Provider.
It has been provided Lot of Guidance for Thousands of Students & made them more beneficial in all Technology Training.
Dot Net
DOTNET Project Domain list 2015
1. IEEE based on datamining and knowledge engineering
2. IEEE based on mobile computing
3. IEEE based on networking
4. IEEE based on Image processing
5. IEEE based on Multimedia
6. IEEE based on Network security
7. IEEE based on parallel and distributed systems
Java Project Domain list 2015
1. IEEE based on datamining and knowledge engineering
2. IEEE based on mobile computing
3. IEEE based on networking
4. IEEE based on Image processing
5. IEEE based on Multimedia
6. IEEE based on Network security
7. IEEE based on parallel and distributed systems
ECE IEEE Projects 2015
1. Matlab project
2. Ns2 project
3. Embedded project
4. Robotics project
Eligibility
Final Year students of
1. BSc (C.S)
2. BCA/B.E(C.S)
3. B.Tech IT
4. BE (C.S)
5. MSc (C.S)
6. MSc (IT)
7. MCA
8. MS (IT)
9. ME(ALL)
10. BE(ECE)(EEE)(E&I)
TECHNOLOGY USED AND FOR TRAINING IN
1. DOT NET
2. C sharp
3. ASP
4. VB
5. SQL SERVER
6. JAVA
7. J2EE
8. STRINGS
9. ORACLE
10. VB dotNET
11. EMBEDDED
12. MAT LAB
13. LAB VIEW
14. Multi Sim
CONTACT US
1 CRORE PROJECTS
Door No: 214/215,2nd Floor,
No. 172, Raahat Plaza, (Shopping Mall) ,Arcot Road, Vadapalani, Chennai,
Tamin Nadu, INDIA - 600 026
Email id: 1croreprojects@gmail.com
website:1croreprojects.com
Phone : +91 97518 00789 / +91 72999 51536
Alert Analysis using Fuzzy Clustering and Artificial Neural NetworkIJRES Journal
Intrusion Detection System (IDS) is used to supervise all tricks which are running on particular machine or network. Also it will give you alert regarding to any attack. However now a day’s these alerts are very large in amount. It is very complicated to examine these attacks. We intend a time and space based alert analysis technique which can strap related alerts without surroundings knowledge and provide attack graph to help the administrator to understand the attack on host or network steps wise clearly and fittingly for analysis. A threat evaluation is given to discover out the most treacherous attack, which decrease administrator’s time and energy in calculating huge amount of alerts. We are analyzing the network traffic in form of attack using Entity Threat Evaluation (ETE) which find out which particular host is attacked, Gadget Threat Evaluation (GTE) which tells us within that host which device is attacked, Network Threat Evaluation (NTE) which tells us which network is attacked, Hit Threat Evaluation (HTE) by giving input as dataset of attack. Main idea is that the distribution of different types of attacks is not balanced. The attacks which are not repeatedly occurs, the learning sample size is too small as compared to high-frequent attacks. It makes Artificial Neural Network (ANN) not easy to become skilled at the characters of these attacks and therefore detection precision is much worse. To solve such troubles, we propose a new technique for ANN-based IDS, Fuzzy Clustering (FC-ANN), to enhance the detection precision for low-frequent attacks and detection stability.
Application of Attack Graphs in Intrusion Detection Systems: An ImplementationCSCJournals
Internet attacks are continuously increasing in the last years, in terms of scale and complexity, challenging the existing defense solutions with new complications and making them almost ineffective against multi-stage attacks, in particular the intrusion detection systems which fail to identify such complex attacks. Attack graph is a modeling technique used to visualize the different steps an attacker might select to achieve his end game, based on existing vulnerabilities and weaknesses in the system. This paper studies the application of attack graphs in intrusion detection and prevention systems (IDS/IPS) in order to better identify complex attacks based on predefined models, configurations, and alerts. As a “proof of concept”, a tool is developed which interfaces with the well-known SNORT [1] intrusion detection system and matches the alerts with an attack graph generated using the NESSUS [2] vulnerability scanner (maintained up-to-date using the National Vulnerability Database (NVD) [3]) and the MULVAL [4] attack graph generation library. The tool allows to keep track with the attacker activities along the different stages of the attack graph.
A Novel Multipoint Relay based Secure Routing in MANETIJNSA Journal
Security in routing is a challenging issue in mobile ad-hoc (MANET) network because of its open nature, infrastructure less property, mobility and energy constraints. Messages typically roam in multi-hopped fashion and nodes may be powered by limited energy source and with limited physical security. So we proposed a new scheme which is significantly different from others available schemes to provide security during routing in mobile ad hoc networks. In this paper, our proposed scheme, Secure Multipoint Relay based Routing in MANET (SMRR) provides routing based on trust, which is an integer value that helps to select Multipoint Relay (administrator) inside the network for routing. We have also implemented the message confidentiality and integrity in our proposed scheme. Our simulation results show the robustness, reliability and trustworthiness of our scheme.
Different Attacks on Selective Encryption in RSA based Singular Cubic Curve w...IDES Editor
In this paper, the security of Selective Encryptionin
RSA based Singular Cubic Curve with Automatic Variable Key
(AVK) for some well known attacks are analysed. It is proved
that this cryptosystem is more secure than Koyama scheme
from which the algorithm has been generated. The proposed
cryptographic algorithm makes justified use of Koyama
Schemes. Koyama scheme is not semantically secure. The
proposed Scheme is efficient and semantically secure public
key cryptosystem based on Singular Cubic Curve with AVK.
Further, the partially known attacks, linearly related plain text
attacks, isomorphism attacks, low exponent attacks, Wiener’s
attack and Hastad’s attack are analyzed for effect with the
proposed scheme. The Selective Encryption in RSA based
Singular Cubic Curve with AVK for text based documents is
found to be robust enough to encounter all these attacks.
PREDICTIVE DETECTION OF KNOWN SECURITY CRITICALITIES IN CYBER PHYSICAL SYSTEM...cscpconf
A large number of existing Cyber Physical Systems (CPS) in production environments, also employed in critical infrastructures, are severely vulnerable to cyber threats but cannot be modified due to strict availability requirements and nearly impossible change management. Monitoring solutions are increasingly proving to be very effective in such scenarios. Since CPS are typically designed for a precise purpose, their behaviour is predictable to a good extent and often well known, both from the process and the cyber perspective. This work presents a cyber security monitor capable of leveraging such knowledge to detect illicit activities. It uses a formal language to specify critical conditions and an SMT-based engine to detect them through network traffic and log analysis. The framework is predictive, i.e. it recognises if the system is approaching a critical state before reaching it. An important novelty of the approach is the capability of dealing with unobservable variables, making the framework much more feasible in real cases. This work presents the formal framework and first experimental results validating the feasibility of the approach.
A Security Analysis Framework Powered by an Expert SystemCSCJournals
Today\'s IT systems are facing a major challenge in confronting the fast rate of emerging security threats. Although many security tools are being employed within organizations in order to standup to these threats, the information revealed is very inferior in providing a rich understanding to the consequences of the discovered vulnerabilities. We believe expert systems can play an important role in capturing any security expertise from various sources in order to provide the informative deductions we are looking for from the supplied inputs. Throughout this research effort, we have built the Open Security Knowledge Engineered (OpenSKE) framework (http://code.google.com/p/openske), which is a security analysis framework built around an expert system in order to reason over the security information collected from external sources. Our implementation has been published online in order to facilitate and encourage online collaboration to increase the practical research within the field of security analysis.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
A key management approach for wireless sensor networksZac Darcy
In this paper we presenta key management approach for wireless sensor networks. This approach
facilitating an efficient scalable post-distribution key establishment that provides different security services.
We have developed and tested this approach under TinyOs. Result shows that this approach provides
acceptable resistance against node capture attacks and replay attacks. The provision of security services is
completely transparent to the user of the WSNs. Furthermore, being highly scalable and lightweight, this
approach is appropriate to be used in a wireless sensor network of hundreds of nodes.
Power analysis attack against encryption devices: a comprehensive analysis of...TELKOMNIKA JOURNAL
Cryptography is a science of creating a secret message and it is constantly developed. The development consists of attacking and defending the cryptography itself. Power analysis is one of many Side-Channel Analysis (SCA) attack techniques. Power analysis is an attacking technique that uses the information of a cryptographic hardware’s power consumption. Power analysis is carried on by utilizing side-channel information to a vulnerability in a cryptographic algorithm. Power analysis also uses a mathematical model to recover the secret key of the cryptographic device. This research uses design research methodology as a research framework started from research clarification to descriptive study. In this research, power analysis attack is implemented to three symmetrical cryptographic algorithms: DES (Data Encryption Standard), AES (Advanced Encryption Standard), and BC3 (Block Cipher 3). The attack has successfully recovered 100% of AES secret key by using 500 traces and 75% DES secret key by using 320 traces. The research concludes that the power analysis attack using Pearson Correlation Coefficient (PCC) method produces more optimal result compared to a difference of means method.
Revealing AES Encryption Device Key on 328P Microcontrollers with Differentia...IJECEIAES
This research demonstrates the revealing of an advanced encryption standard (AES) encryption device key. The encryption device is applied to an ATMEGA328P microcontroller. The said microcontroller is a device commonly used in the internet of things (IoT). We measured power consumption when the encryption process is taking place. The message sent to the encryption device is randomly generated, but the key used has a fixed value. The novelty of this research is the creation of a systematic and optimal circuit in carrying the differential power analysis or difference of means (DPA/DoM) technique, so the technique can be applied in key revealing on a microcontroller device by using 500 traces in 120 seconds.
A New Way of Identifying DOS Attack Using Multivariate Correlation Analysisijceronline
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
Data Transfer Security solution for Wireless Sensor NetworkEditor IJCATR
WSN is a wide growth area for specific resource limited application. Factor associated with technology like, the encryption
security, operating speed and power consumption for network. Here, we introduce a mechanism for secure transferring of data is WSN
and various security related issues. This energy-efficient encryption is a secure communication framework in which an algorithm is
used to encode the sensed data using like, RC5, AES and CAST Algorithm. The proposed scheme is most suitable for wireless sensor
networks that incorporate data centric routing protocols. An algorithm in sensor network is help to designers predict security
performance under a set of constraints for WSNs. This symmetric key function is used to guarantee secure communications between
in-network nodes and reliable operation cost. RC5 is good on the code point of view, but the key schedule consumes more resource
time for efficient security aspects.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Replication of attacks in a wireless sensor network using ns2eSAT Journals
Abstract A Wireless Sensor Network (WSN) comprises of sovereign sensor devices that are used to supervise physical and environmental conditions like temperature and pressure. The WSN is built of hundreds and thousands of recognizing stations called nodes, where each node consists of one or more sensors having a radio transceiver, an internal/external antenna, a microcontroller and a battery. Wireless sensor networks are the systems that are used to communicate by sensing the behavioral changes and the sensing nodes will collect the data and it will get handled. After data handling, the data will be sent to the receiver. The wireless sensor networks have to be fortified from network attacks especially at unfavorable situations because data can easily be obtained by the attackers. There are also some security protocols being implemented in sensor networks. There are some limitations in a wireless sensor network like they have limited storage capacity, limited capability of processing and limited energy to transmit data. These drawbacks can make wireless sensor network different from other networks. The imitation of the attacks are done in the NS2 simulator. By imitating, the performance of the network can be monitored. Keywords: Network Security, Wireless, Sensor, Internet, System Security, Simulator, NS2, Simulation of attacks.
Key Updating for Leakage Resiliency with Application to AES Modes of Operation1crore projects
IEEE PROJECTS 2015
1 crore projects is a leading Guide for ieee Projects and real time projects Works Provider.
It has been provided Lot of Guidance for Thousands of Students & made them more beneficial in all Technology Training.
Dot Net
DOTNET Project Domain list 2015
1. IEEE based on datamining and knowledge engineering
2. IEEE based on mobile computing
3. IEEE based on networking
4. IEEE based on Image processing
5. IEEE based on Multimedia
6. IEEE based on Network security
7. IEEE based on parallel and distributed systems
Java Project Domain list 2015
1. IEEE based on datamining and knowledge engineering
2. IEEE based on mobile computing
3. IEEE based on networking
4. IEEE based on Image processing
5. IEEE based on Multimedia
6. IEEE based on Network security
7. IEEE based on parallel and distributed systems
ECE IEEE Projects 2015
1. Matlab project
2. Ns2 project
3. Embedded project
4. Robotics project
Eligibility
Final Year students of
1. BSc (C.S)
2. BCA/B.E(C.S)
3. B.Tech IT
4. BE (C.S)
5. MSc (C.S)
6. MSc (IT)
7. MCA
8. MS (IT)
9. ME(ALL)
10. BE(ECE)(EEE)(E&I)
TECHNOLOGY USED AND FOR TRAINING IN
1. DOT NET
2. C sharp
3. ASP
4. VB
5. SQL SERVER
6. JAVA
7. J2EE
8. STRINGS
9. ORACLE
10. VB dotNET
11. EMBEDDED
12. MAT LAB
13. LAB VIEW
14. Multi Sim
CONTACT US
1 CRORE PROJECTS
Door No: 214/215,2nd Floor,
No. 172, Raahat Plaza, (Shopping Mall) ,Arcot Road, Vadapalani, Chennai,
Tamin Nadu, INDIA - 600 026
Email id: 1croreprojects@gmail.com
website:1croreprojects.com
Phone : +91 97518 00789 / +91 72999 51536
Alert Analysis using Fuzzy Clustering and Artificial Neural NetworkIJRES Journal
Intrusion Detection System (IDS) is used to supervise all tricks which are running on particular machine or network. Also it will give you alert regarding to any attack. However now a day’s these alerts are very large in amount. It is very complicated to examine these attacks. We intend a time and space based alert analysis technique which can strap related alerts without surroundings knowledge and provide attack graph to help the administrator to understand the attack on host or network steps wise clearly and fittingly for analysis. A threat evaluation is given to discover out the most treacherous attack, which decrease administrator’s time and energy in calculating huge amount of alerts. We are analyzing the network traffic in form of attack using Entity Threat Evaluation (ETE) which find out which particular host is attacked, Gadget Threat Evaluation (GTE) which tells us within that host which device is attacked, Network Threat Evaluation (NTE) which tells us which network is attacked, Hit Threat Evaluation (HTE) by giving input as dataset of attack. Main idea is that the distribution of different types of attacks is not balanced. The attacks which are not repeatedly occurs, the learning sample size is too small as compared to high-frequent attacks. It makes Artificial Neural Network (ANN) not easy to become skilled at the characters of these attacks and therefore detection precision is much worse. To solve such troubles, we propose a new technique for ANN-based IDS, Fuzzy Clustering (FC-ANN), to enhance the detection precision for low-frequent attacks and detection stability.
Application of Attack Graphs in Intrusion Detection Systems: An ImplementationCSCJournals
Internet attacks are continuously increasing in the last years, in terms of scale and complexity, challenging the existing defense solutions with new complications and making them almost ineffective against multi-stage attacks, in particular the intrusion detection systems which fail to identify such complex attacks. Attack graph is a modeling technique used to visualize the different steps an attacker might select to achieve his end game, based on existing vulnerabilities and weaknesses in the system. This paper studies the application of attack graphs in intrusion detection and prevention systems (IDS/IPS) in order to better identify complex attacks based on predefined models, configurations, and alerts. As a “proof of concept”, a tool is developed which interfaces with the well-known SNORT [1] intrusion detection system and matches the alerts with an attack graph generated using the NESSUS [2] vulnerability scanner (maintained up-to-date using the National Vulnerability Database (NVD) [3]) and the MULVAL [4] attack graph generation library. The tool allows to keep track with the attacker activities along the different stages of the attack graph.
A Novel Multipoint Relay based Secure Routing in MANETIJNSA Journal
Security in routing is a challenging issue in mobile ad-hoc (MANET) network because of its open nature, infrastructure less property, mobility and energy constraints. Messages typically roam in multi-hopped fashion and nodes may be powered by limited energy source and with limited physical security. So we proposed a new scheme which is significantly different from others available schemes to provide security during routing in mobile ad hoc networks. In this paper, our proposed scheme, Secure Multipoint Relay based Routing in MANET (SMRR) provides routing based on trust, which is an integer value that helps to select Multipoint Relay (administrator) inside the network for routing. We have also implemented the message confidentiality and integrity in our proposed scheme. Our simulation results show the robustness, reliability and trustworthiness of our scheme.
Different Attacks on Selective Encryption in RSA based Singular Cubic Curve w...IDES Editor
In this paper, the security of Selective Encryptionin
RSA based Singular Cubic Curve with Automatic Variable Key
(AVK) for some well known attacks are analysed. It is proved
that this cryptosystem is more secure than Koyama scheme
from which the algorithm has been generated. The proposed
cryptographic algorithm makes justified use of Koyama
Schemes. Koyama scheme is not semantically secure. The
proposed Scheme is efficient and semantically secure public
key cryptosystem based on Singular Cubic Curve with AVK.
Further, the partially known attacks, linearly related plain text
attacks, isomorphism attacks, low exponent attacks, Wiener’s
attack and Hastad’s attack are analyzed for effect with the
proposed scheme. The Selective Encryption in RSA based
Singular Cubic Curve with AVK for text based documents is
found to be robust enough to encounter all these attacks.
PREDICTIVE DETECTION OF KNOWN SECURITY CRITICALITIES IN CYBER PHYSICAL SYSTEM...cscpconf
A large number of existing Cyber Physical Systems (CPS) in production environments, also employed in critical infrastructures, are severely vulnerable to cyber threats but cannot be modified due to strict availability requirements and nearly impossible change management. Monitoring solutions are increasingly proving to be very effective in such scenarios. Since CPS are typically designed for a precise purpose, their behaviour is predictable to a good extent and often well known, both from the process and the cyber perspective. This work presents a cyber security monitor capable of leveraging such knowledge to detect illicit activities. It uses a formal language to specify critical conditions and an SMT-based engine to detect them through network traffic and log analysis. The framework is predictive, i.e. it recognises if the system is approaching a critical state before reaching it. An important novelty of the approach is the capability of dealing with unobservable variables, making the framework much more feasible in real cases. This work presents the formal framework and first experimental results validating the feasibility of the approach.
A Security Analysis Framework Powered by an Expert SystemCSCJournals
Today\'s IT systems are facing a major challenge in confronting the fast rate of emerging security threats. Although many security tools are being employed within organizations in order to standup to these threats, the information revealed is very inferior in providing a rich understanding to the consequences of the discovered vulnerabilities. We believe expert systems can play an important role in capturing any security expertise from various sources in order to provide the informative deductions we are looking for from the supplied inputs. Throughout this research effort, we have built the Open Security Knowledge Engineered (OpenSKE) framework (http://code.google.com/p/openske), which is a security analysis framework built around an expert system in order to reason over the security information collected from external sources. Our implementation has been published online in order to facilitate and encourage online collaboration to increase the practical research within the field of security analysis.
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology
A key management approach for wireless sensor networksZac Darcy
In this paper we presenta key management approach for wireless sensor networks. This approach
facilitating an efficient scalable post-distribution key establishment that provides different security services.
We have developed and tested this approach under TinyOs. Result shows that this approach provides
acceptable resistance against node capture attacks and replay attacks. The provision of security services is
completely transparent to the user of the WSNs. Furthermore, being highly scalable and lightweight, this
approach is appropriate to be used in a wireless sensor network of hundreds of nodes.
Power analysis attack against encryption devices: a comprehensive analysis of...TELKOMNIKA JOURNAL
Cryptography is a science of creating a secret message and it is constantly developed. The development consists of attacking and defending the cryptography itself. Power analysis is one of many Side-Channel Analysis (SCA) attack techniques. Power analysis is an attacking technique that uses the information of a cryptographic hardware’s power consumption. Power analysis is carried on by utilizing side-channel information to a vulnerability in a cryptographic algorithm. Power analysis also uses a mathematical model to recover the secret key of the cryptographic device. This research uses design research methodology as a research framework started from research clarification to descriptive study. In this research, power analysis attack is implemented to three symmetrical cryptographic algorithms: DES (Data Encryption Standard), AES (Advanced Encryption Standard), and BC3 (Block Cipher 3). The attack has successfully recovered 100% of AES secret key by using 500 traces and 75% DES secret key by using 320 traces. The research concludes that the power analysis attack using Pearson Correlation Coefficient (PCC) method produces more optimal result compared to a difference of means method.
Revealing AES Encryption Device Key on 328P Microcontrollers with Differentia...IJECEIAES
This research demonstrates the revealing of an advanced encryption standard (AES) encryption device key. The encryption device is applied to an ATMEGA328P microcontroller. The said microcontroller is a device commonly used in the internet of things (IoT). We measured power consumption when the encryption process is taking place. The message sent to the encryption device is randomly generated, but the key used has a fixed value. The novelty of this research is the creation of a systematic and optimal circuit in carrying the differential power analysis or difference of means (DPA/DoM) technique, so the technique can be applied in key revealing on a microcontroller device by using 500 traces in 120 seconds.
A New Way of Identifying DOS Attack Using Multivariate Correlation Analysisijceronline
International Journal of Computational Engineering Research (IJCER) is dedicated to protecting personal information and will make every reasonable effort to handle collected information appropriately. All information collected, as well as related requests, will be handled as carefully and efficiently as possible in accordance with IJCER standards for integrity and objectivity.
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
A Survey on Hidden Markov Model (HMM) Based Intention Prediction Techniques IJERA Editor
The extensive use of virtualization in implementing cloud infrastructure brings unrivaled security concerns for
cloud tenants or customers and introduces an additional layer that itself must be completely configured and
secured. Intruders can exploit the large amount of cloud resources for their attacks.
This paper discusses two approaches In the first three features namely ongoing attacks, autonomic prevention
actions, and risk measure are Integrated to our Autonomic Cloud Intrusion Detection Framework (ACIDF) as
most of the current security technologies do not provide the essential security features for cloud systems such as
early warnings about future ongoing attacks, autonomic prevention actions, and risk measure. The early
warnings are signaled through a new finite State Hidden Markov prediction model that captures the interaction
between the attackers and cloud assets. The risk assessment model measures the potential impact of a threat on
assets given its occurrence probability. The estimated risk of each security alert is updated dynamically as the
alert is correlated to prior ones. This enables the adaptive risk metric to evaluate the cloud’s overall security
state. The prediction system raises early warnings about potential attacks to the autonomic component,
controller. Thus, the controller can take proactive corrective actions before the attacks pose a serious security
risk to the system.
In another Attack Sequence Detection (ASD) approach as Tasks from different users may be performed on the
same machine. Therefore, one primary security concern is whether user data is secure in cloud. On the other
hand, hacker may facilitate cloud computing to launch larger range of attack, such as a request of port scan in
cloud with multiple virtual machines executing such malicious action. In addition, hacker may perform a
sequence of attacks in order to compromise his target system in cloud, for example, evading an easy-to-exploit
machine in a cloud and then using the previous compromised to attack the target. Such attack plan may be
stealthy or inside the computing environment, so intrusion detection system or firewall has difficulty to identify
it.
The goal of a hardware attack is to physically access a digital system to obtain secret information or modify the system behavior. These attacks can be classified as covert or overt based on the awareness of the attack. Each hardware attack has capabilities as well as objectives. Some employ hardware trojans, which are inserted during, manufacture, while others monitor system emissions. Once a hardware attack has been identified, mitigation techniques should be employed to protect the system. There are now a wide variety of techniques, which can be used against hardware attacks. In this paper, a comprehensive survey of hardware attack mitigation techniques is presented. These techniques are matched to the hardware attacks and attack criteria they can counter, which helps security personnel choose appropriate mitigation techniques to protect their systems against hardware attacks. An example is presented to illustrate the choice of appropriate countermeasures.
The goal of a hardware attack is to physically access a digital system to obtain secret information or modify the system behavior. These attacks can be classified as covert or overt based on the awareness of the attack. Each hardware attack has capabilities as well as objectives. Some employ hardware trojans, which are inserted during, manufacture, while others monitor system emissions. Once a hardware attack has been identified, mitigation techniques should be employed to protect the system. There are now a wide variety of techniques, which can be used against hardware attacks. In this paper, a comprehensive survey of hardware attack mitigation techniques is presented. These techniques are matched to the hardware attacks and attack criteria they can counter, which helps security personnel choose appropriate mitigation
techniques to protect their systems against hardware attacks. An example is presented to illustrate the choice of appropriate countermeasures.
Hardware Attack Mitigation Techniques AnalysisFull Text ijcisjournal
The goal of a hardware attack is to physically access a digital system to obtain secret information or
modify the system behavior. These attacks can be classified as covert or overt based on the awareness of
the attack. Each hardware attack has capabilities as well as objectives. Some employ hardware trojans,
which are inserted during, manufacture, while others monitor system emissions. Once a hardware attack
has been identified, mitigation techniques should be employed to protect the system. There are now a wide
variety of techniques, which can be used against hardware attacks. In this paper, a comprehensive survey
of hardware attack mitigation techniques is presented. These techniques are matched to the hardware
attacks and attack criteria they can counter, which helps security personnel choose appropriate mitigation
techniques to protect their systems against hardware attacks. An example is presented to illustrate the
choice of appropriate countermeasures.
Models and approaches for Differential Power AnalysisAndrej Šimko
There are many side-channel attacks, which employ power analysis for discovering secret keys. This paper describes various methods (Hamming weight, Hamming distance, Switching distance and Signed distance) and approaches, like Simple Power Analysis (SPA); different kinds of Differential Power Analysis (DPA) - first order, Single-Exponent Multiple-Data Attack (SEMD), Multiple-Exponent Single-Data Attack (MESD), Zero-Exponent Multiple-Data Attack (ZEMD), High-Order, automated template; Correlation Power Analysis (CPA); Mutual Information Analysis (MIA). At the end, there is a chapter on countermeasures against the side channel attacks.
DIVISION AND REPLICATION OF DATA IN GRID FOR OPTIMAL PERFORMANCE AND SECURITYijgca
Using Grid Storage, users can remotely store their data and enjoy the on-demand high quality applications and services from a shared networks of configurable computing resources, without the burden of local data storage and maintenance. In this project based on the dynamic secrets proposed design an encryption scheme for SG wireless communication, named as dynamic secret-based encryption (DSE). Dynamic encryption key (DEK) is updated by XOR the previous DEK with current DS. In this project based on the dynamic secrets proposed design an encryption scheme for SG wireless communication, named as dynamic secret-based encryption (DSE). The basic idea of dynamic secrets is to generate a series of secrets from unavoidable transmission errors and other random factors in wireless communications In DSE, the previous packets are coded as binary values 0 and 1 according to whether they are retransmitted due to channel error. This 0/1 sequence is called as retransmission sequence (RS) which is applied to generate dynamic secret (DS). Dynamic encryption key (DEK) is updated by XOR the previous DEK with current DS.
DIVISION AND REPLICATION OF DATA IN GRID FOR OPTIMAL PERFORMANCE AND SECURITYijgca
Using Grid Storage, users can remotely store their data and enjoy the on-demand high quality applications and services from a shared networks of configurable computing resources, without the burden of local data storage and maintenance. In this project based on the dynamic secrets proposed design an encryption scheme for SG wireless communication, named as dynamic secret-based encryption (DSE). Dynamic encryption key (DEK) is updated by XOR the previous DEK with current DS. In this project based on the dynamic secrets proposed design an encryption scheme for SG wireless communication, named as dynamic secret-based encryption (DSE). The basic idea of dynamic secrets is to generate a series of secrets from unavoidable transmission errors and other random factors in wireless communications In DSE, the previous packets are coded as binary values 0 and 1 according to whether they are retransmitted due to channel error. This 0/1 sequence is called as retransmission sequence (RS) which is applied to generate dynamic secret (DS). Dynamic encryption key (DEK) is updated by XOR the previous DEK with current DS.
DIVISION AND REPLICATION OF DATA IN GRID FOR OPTIMAL PERFORMANCE AND SECURITYijgca
Using Grid Storage, users can remotely store their data and enjoy the on-demand high quality applications and services from a shared networks of configurable computing resources, without the burden of local data storage and maintenance. In this project based on the dynamic secrets proposed design an encryption scheme for SG wireless communication, named as dynamic secret-based encryption (DSE). Dynamic encryption key (DEK) is updated by XOR the previous DEK with current DS. In this project based on the dynamic secrets proposed design an encryption scheme for SG wireless communication, named as dynamic secret-based encryption (DSE). The basic idea of dynamic secrets is to generate a series of secrets from unavoidable transmission errors and other random factors in wireless communications In DSE, the previous packets are coded as binary values 0 and 1 according to whether they are retransmitted due to channel error. This 0/1 sequence is called as retransmission sequence (RS) which is applied to generate dynamic secret (DS). Dynamic encryption key (DEK) is updated by XOR the previous DEK with current DS
To Get any Project for CSE, IT ECE, EEE Contact Me @ 09666155510, 09849539085 or mail us - ieeefinalsemprojects@gmail.com-Visit Our Website: www.finalyearprojects.org
IEEE 2014 DOTNET PARALLEL DISTRIBUTED PROJECTS A system-for-denial-of-service...IEEEMEMTECHSTUDENTPROJECTS
To Get any Project for CSE, IT ECE, EEE Contact Me @ 09666155510, 09849539085 or mail us - ieeefinalsemprojects@gmail.com-Visit Our Website: www.finalyearprojects.org
The International Journal of Engineering & Science is aimed at providing a platform for researchers, engineers, scientists, or educators to publish their original research results, to exchange new ideas, to disseminate information in innovative designs, engineering experiences and technological skills. It is also the Journal's objective to promote engineering and technology education. All papers submitted to the Journal will be blind peer-reviewed. Only original articles will be published.
The papers for publication in The International Journal of Engineering& Science are selected through rigorous peer reviews to ensure originality, timeliness, relevance, and readability.
Three level intrusion detection system based on conditional generative advers...IJECEIAES
Security threat protection is important in the internet of things (IoT) applications since both the connected device and the captured data can be hacked or hijacked or both at the same time. To tackle the above-mentioned problem, we proposed three-level intrusion detection system conditional generative adversarial network (3LIDS-CGAN) model which includes four phases such as first-level intrusion detection system (IDS), second-level IDS, third-level IDS, and attack type classification. In first-level IDS, features of the incoming packets are extracted by the firewall. Based on the extracted features the packets are classified into three classes such as normal, malicious, and suspicious using support vector machine and golden eagle optimization. Suspicious packets are forwarded to the second-level IDS which classified the suspicious packets as normal or malicious. Here, signature-based intrusions are detected using attack history information, and anomaly-based intrusions are detected using event-based semantic mapping. In third-level IDS, adversary packets are detected using CGAN which automatically learns the adversarial environment and detects adversary packets accurately. Finally, proximal policy optimization is proposed to detect the attack type. Experiments are conducted using the NS-3.26 network simulator and performance is evaluated by various performance metrics which results that the proposed 3LIDS-CGAN model outperforming other existing works.
Welcome to WIPAC Monthly the magazine brought to you by the LinkedIn Group Water Industry Process Automation & Control.
In this month's edition, along with this month's industry news to celebrate the 13 years since the group was created we have articles including
A case study of the used of Advanced Process Control at the Wastewater Treatment works at Lleida in Spain
A look back on an article on smart wastewater networks in order to see how the industry has measured up in the interim around the adoption of Digital Transformation in the Water Industry.
Final project report on grocery store management system..pdfKamal Acharya
In today’s fast-changing business environment, it’s extremely important to be able to respond to client needs in the most effective and timely manner. If your customers wish to see your business online and have instant access to your products or services.
Online Grocery Store is an e-commerce website, which retails various grocery products. This project allows viewing various products available enables registered users to purchase desired products instantly using Paytm, UPI payment processor (Instant Pay) and also can place order by using Cash on Delivery (Pay Later) option. This project provides an easy access to Administrators and Managers to view orders placed using Pay Later and Instant Pay options.
In order to develop an e-commerce website, a number of Technologies must be studied and understood. These include multi-tiered architecture, server and client-side scripting techniques, implementation technologies, programming language (such as PHP, HTML, CSS, JavaScript) and MySQL relational databases. This is a project with the objective to develop a basic website where a consumer is provided with a shopping cart website and also to know about the technologies used to develop such a website.
This document will discuss each of the underlying technologies to create and implement an e- commerce website.
HARDWARE SECURITY IN CASE OF SCAN-BASED ATTACK ON CRYPTO-HARDWARE
1. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
DOI : 10.5121/vlsic.2018.9201 1
HARDWARE SECURITY IN CASE OF SCAN-BASED
ATTACK ON CRYPTO-HARDWARE
Jayesh Popat1
and Usha Mehta2
1&2
EC Department, Nirma University, Gujarat, India
ABSTRACT
The latest innovation technology in computing devices has given a rise of compact, speedy and economical
products which also embeds cryptography hardware on-chip. This device generally holds secret key and
confidential information, more attention has been given to attacks on hardware which guards such secure
information. The attacker may leak secret information from symmetric crypto-hardware (AES, DES etc.)
using side-channel analysis, fault injection or exploiting existing test infrastructure. This paper examines
various DFT based attack implementation method applied to cryptographic hardware. The paper contains
an extensive analysis of attacks based on various parameters. The countermeasures are classified and
analyzed in details.
KEYWORDS
Hardware Security, Cryptography, Side-channel analysis, fault injection, scan-based attack, testability,
security.
1. INTRODUCTION
Nowadays, the computing hardware becomes small, cheap and fast due to emerging of new
fabrication technology and increased design complexity. Hence, Crypto-hardware can now easily
be integrated in everything from smart cards to pay TVs to smart handset to prepaid cards. The
research in cryptography focuses on mathematical complexity of crypto algorithms, ciphers and
protocols. Since main purpose of cryptography is to make secure communication with
confidentiality, the security of such cryptography hardware is essential. Hence an attack on
hardware which actually performs cryptographic algorithm is getting attention. Countermeasures
to such attacks are being developed and analyzed. The paper describes practical implementation
attacks especially based on test infrastructure on cryptographic hardware, which focuses on
embedded system and portable devices. Also, the detail understating of the countermeasures
against test attack is reviewed. The paper is organized in following sections. The basics of
Encryption decryption and security attacks are described in section 2. Section 3 describes
different hardware attacks on crypto hardware. Countermeasures against attack based on test
infrastructure are presented in Section 4. Finally, the concluding remarks are presented in Section
5.
2. CIPHER PROCESS AND SECURITY ATTACKS
2.1 ENCRYPTION-DECRYPTION
The encryption and decryption process performed by crypto algorithm is illustrated in figure 1.
Figure 1. Basic Encryption/Decryption Process
2. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
2
As shown in figure 1, the plaintext or input text/message is converted into unintelligible form
called cipher text during encryption process. Cipher text is again converted back into original
form called plaintext during decryption process.
A cryptographic algorithm that uses the same key to encrypt and decrypt data is called
symmetrical key algorithm (K1=K2). In Asymmetric cryptography algorithm, secret key can be
divided into two parts, a public key and a private key. Either of the keys can be used to encrypt a
message, the opposite key is used for decryption (K1 ≠ K2) [1].
2.2. SECURITY ATTACKS
The information embedded into crypto-devices is often secret like keys and confidential
information, so attack applied on sensitive information or on the device that holds it may result in
private information loss, fake access and financial thievery.
Because of easy availability of crypto-devices, the internal structure of hardware with
implementation details can be analyzed and learnt by malicious user. Implementation knowledge
can be used to perform attack on device without breaking mathematics of algorithm. That is to
say, the attacker can still be able to retrieve secrete sensitive data from internal implementation
although highly secure algorithm is implemented. Even though the confidential key is not
retrieved by attacker, there are still chances of disrupting hardware or denial of service attack
which results in failures in secure system.
Numerous attacks are reported in literature. Security system can be attacked for the benefit of
attacker which is in terms of side-channel analysis, fault injection or exploiting existing test
infrastructure. For example, Data Encryption Standard (DES) [2], Advance Encryption Standards
(AES) [3], stream ciphers [4], RSA [5] and Elliptic Curve Cryptosystems (ECC) [6] can be
attacked.
3. IMPLEMENTATION ATTACKS ON CRYPTO-HARDWARE
Numbers of possible hardware attacks are described in [7-25]. Based on the implementation
methods, we have categorized this all methods in three different categories of hardware attack on
crypto-hardware system as shown in fig.2: 1. Side channel attacks, 2. fault attacks and 3. Test-
infrastructure based attacks.
Figure 2. Classification of Attacks on Secure Hardware
The main focus of attacker is to retrieve secret key from crypto-hardware as mentioned in
literature even though traditionally having multiple goals in mind. In next section,
countermeasure against attacks based on test infrastructure will be examined. All mentioned
attacks are practically implementable (also called Implementation attack), resulted in
compromising the mostly used crypto-device.
3.1. SIDE CHANNEL ATTACKS
Side channel attacks generally are generally performed based on information gained from the non-
primary interface of the physical implementation of a crypto system like timing, power and EM
leaks. Based on these parameters, we have further classified the side channel attacks as below.
3. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
3
3.1.1. TIMING INFORMATION-BASED ATTACKS
The side-channel attack, exhibits that computing time discloses the crucial information regarding
secret keys [7], [8]. The assumption made here is that how cryptographic algorithm implemented
in hardware is in the knowledge of an adversary, and this attack totally relies on particular
implementation. The variable run time cryptosystem can be exploited by attacker. For instance,
modular algorithm RSA (m=c ˆ d mod n , where attacker wants to find private key d), where only
single bit key is used determine the only square operation if key bit is reset or else multiply-square
operation if key bit is set. This can be used to disclose information regarding secret key. An
adversary can begin the procedure by predicating first key bit as zero or one, and observing which
assumption gives the highest match between actual and guessed computing time. This procedure is
repeated till all the key bits are predicted. Hence, the entire key search space is reduced. This
attack is termed as computationally quite easy.
3.1.2. POWER ANALYSIS-BASED ATTACKS
There are two power kind of power analysis technique mentioned in literature: Simple Power
Analysis (SPA) and Differential Power Analysis (DPA).Both of them physically measures current
consumes per unit time. For example, a modular exponentiation algorithm of RSA (m=c ˆ d mod n,
where attacker wants to find private key d), which performs square operation if key bit is zero and
multiply operation if key bit is 1. As shown in fig. 3, the square and multiply operation are clearly
visible from current traces of the device. Along with SPA attacker can also include other attack if
required to retriever private key. A Differential Power Analysis (DPA) [9] that requires the
knowledge of the algorithm but not its physical implementation. It is easy and cheap to perform.
The basic idea is to correlate the power consumed by the device and the encryption data including
the key. More advanced attack is DPA which is used to reveal multiple key bits at a time, and
hence time to retrieve entire key will be reduced. The numbers of power samples are collected for
thousands of iterations of cryptographic process with the help of high speed ADC (analog to
digital converters) and DSO. Key bits are assumed based on collected power samples. Respective
input bits are estimated from pre-assumed key bits. If this hypothesis is correct, then corresponding
bits at next stage is going to be assumed. The case when assumption goes wrong, it is observed
that 50% of test scenarios are appeared to similar with hypothesis. After retrieving one part of key,
attack may perform brute force attack for the remaining key bits to retrieve entire key.
Figure 3. SPA traces of square-multiply operation of RSA [9]
3.1.3. ELECTROMAGNETIC ANALYSIS-BASED ATTACKS
These attacks are based on EM signals that are generated due to flow of current in devices [10],
[11]. There are two types of Electromagnetic Analysis: Simple Electromagnetic Analysis
(SEMA) and Differential Electro-Magnetic Analysis (DEMA). However, power analysis attack
and electromagnetic analysis attack have certain dissimilarities. Power analysis only uses power
consumption of circuit while EM analysis mainly focuses on placing antenna.
Generally, the EM attacks can be performed by attacker available from remote places. For
example, Amplitude demodulators are required to carry out the attack which is quite far from
circuit. EM attacks are not always perfect as they might be degraded due to being affected by
environment noise and measurement errors.
4. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
4
3.2. FAULT ATTACKS
The basic idea behind this attack is to inject faults in a chip because the occurrence of fault may be
exploited. State-of-art fault injection techniques with their properties are discussed here.
3.2.1. UNDER-POWERING AND POWER SPIKES
A very low-cost solution for fault injection method is to play around with the power supply of
chip. Under-powering is a method to excite the faulty behavior. The beauty of this attack that
faults invoked by this technique will occur throughout the computations and attacker can easily
remove incorrect outcomes produced by non-desirable faults.
Second method is to induce high variations in power supply which in turn results in erroneous
computation. Not only misinterpretation/skipping of an instruction but also memory related faulted
can be resulted by high power supply spikes. For example, the memory location can be read at the
time of power supply spike by microprocessor, it may result in erroneous data read from memory
bus. The main motive of an attacker using this technique is to change program counter or a loop
bound [12], [13], [14]. In both the fault injection technique are simple in hardware implementation
but in need of an adversary to direct control over the supply rails of the chip.
3.2.2. CLOCK GLITCHES
The clock signal attack is only possible the chip which is powered by external clock. The external
clock circuit can be disturbed by different clock, i.e. a signal that has many pulses having short
time period. As shown in figure 4, the glitch in clock signal can be injected with much shorter
time period, Tg, than the normal clock period TCLK. With this method, processor can be made to
execute upcoming instruction earlier than the normal time which causes invalid data to be stored
on memory address [12], [15]. Using this method to induce faults, attacker must have access to
clock line. (E.g. smartcard). Clock glitches can be invoked by hardware equipment called low end
FPGA board [16], [14].
Figure 4. A glitch in the clock signal
3.2.3. TEMPERATURE ATTACKS
The functionality of hardware device is proper in typical temperature range. When subjected to
very high/low temperature may invoke faults [17], [18], [19]. This technique is used to tamper
data saved in memory, but segment of data cannot be focused.
3.2.4. OPTICAL ATTACKS
Optical faults are typically introduced by a strong light source like photo flash or laser beam [20]
to a bare chip. Laser exposure make semiconductor device to conduct or switch. With the help of
focused ion beam (FIB), one bit saved in memory can be flipped. Top side or bottom side of IC
can be attacked as shown in fig. 5.
As metal layers are always on front side, it is hard to reach at transistors located at front side. The
other method is to reach the transistor through a specific wavelength laser light from back side by
adequate penetration in substrate.
Nowadays, the laser spot is constantly shrinking which again is limited by a wavelength of
photons.
5. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
5
Figure 5. The effect of focused laser beam [21]
A smaller spot size 6×1.4µm can be achieved by a diode-based laser [21]. Furthermore, precise
timing for exposure of laser is adapted by triggering mechanism of laser station, which in turn
causes multiple faults in very short duration of time i.e. multi-glitching.
3.2.5. ELECTROMAGNETIC (EM) FAULT INJECTION
Inducing electromagnetic field to a chip can cause malfunctioning to the memory data.
Electromagnetic field causes eddy current to flow on chip surface which will result in one-bit
fault in memory [22]. A simple method to induce EM fault is to use gas lighter [23]. All presented
fault injection techniques works on same principle: by changing physical property of chip, they
make transistor to switch improperly. But, they differ in fault injecting property. The first three
techniques don’t aim to a specific segment of the chip. At the same time, they are not in need of
costly equipment to execute fault injection. On the contrary, EM and optical fault injection
techniques focus on a restricted part of the device with requirement of highly expensive setup.
3.3. TEST-INFRASTRUCTURE ATTACK
Testing of ICs is necessary to determine manufacturing defects in circuit and thus guarantee
products quality. Nevertheless, design itself nowadays is DFT (Design for Testability-Test
infrastructure) enabled in order to easy test effort and increase testability by improving fault
coverage and diagnostic facility. The below section describes how existing test infrastructure is
exploited for the benefit of attacker.
3.3.1. SCAN-BASED ATTACK
One of the widely used DFT techniques is to insert Scan-chain on chip, which permits to shift test
patterns in and shift response out of the chip. However, Scan-based testing nowadays most
common, it will impose a great security risk for crypt-chips. An attacker may use scan chain data
to observe internal nodes of crypto-chips and exploit it to retrieve secret key. [2 - 6]
For instance, consider the AES algorithm implemented on hardware. The fig. 6 shows the AES
algorithm along with scan-chain connected to round register (which stores internal states after each
round operation).
AES algorithm can produce secure cipher text after 10 rounds if key size is 128-bit. The round
register is a part of entire scan-chain on chip of SoC and round register flops position is
deterministic. Attacker can run a cipher in normal mode with pre-determined plain text. The
attacker can easily switch a cipher to test mode after one round. The intermediate state of a cipher
can be observed by shifting out round register content. Furthermore, attacker can again run the
same procedure with another plaintext having 1-bit difference. With the help of two different
round register output, attacker will be able to retrieve key [24], [25].
The attack is also applicable on other symmetric ciphers like RSA, DES, and ECC. It can simply
be applied using 1-bit different plaintext without knowledge of physical implementation of
algorithm. Thus, it is also called differential attack. The next section deals with countermeasures
against this attack in detail.
6. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
6
Figure 6. AES cipher and scan-chain [25]
4. COUNTERMEASURES AGAINST SCAN-BASED ATTACK ON CRYPTO-
HARDWARE
In this section, state-of-art countermeasures against scan-based attack on crypto-hardware are
discussed in brief. As shown in fig. 7, countermeasure can be applied during Frontend (pre-
layout) or back-end design (layout) stages
4.1. BACK-END DESIGN APPROACHES
The countermeasures that are implemented through extra hardware and can be easily integrated
during back-end design of crypto-chips are presented in this section.
4.1.1. BUILT-IN SELF-TEST (BIST)
Self-test procedure can be implemented by using iterative method involved in encryption process.
[26] Encryption hardware is given its own output and after certain round, the output gets
compared with signature. This method requires extra hardware for Test-pattern generator,
response compactor and a ROM for golden signature storage on-chip. Technique can be
implemented at layout level as BIST infrastructure can be included while making physical design
layout. If BIST is a part of crypto-chip IP Core, it is suitable for testing and security purpose in
standalone mode. Although, it is not suitable when crypto IP core is integrated with other blocks
to form complete system.
4.1.2. ON-CHIP TEST COMPARISON
The method allows transferring of expected response into the chip along with scan-in test vector
using the pin (that would have been scan-out pin in standard scheme) from external tester. [27]
Instead of shifting it out, actual captured response is going to be compared against expected one
pair-wise on-chip. After comparison only one-bit pass/fail is sent outside. Extra hardware needed
on chip for comparing bit stream of actual response along with expected one. Technique can be
applied at layout level as extra comparator on-chip needs to be fabricated. It is Suitable for
crypto-chip IP core if core is designed along with mismatch comparator. No secret leaks out as an
adversary may get notification of passing or failing using single bit for individual test pattern.
This method allows diagnosis for modeled faults only. At the same time diagnosis time becomes
very large.
4.2. FRONT-END DESIGN APPROACHES
Another category of countermeasures that are integrated during RTL/Behavioural description of
crypto-chip are discussed here.
7. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
7
4.2.1. INSERTING INVERTERS IN SCAN-PATH
In this method, the entire scan-chain of chip is partitioned in several sub-chains and values of
certain scan cells are complemented with the help of NOT gates inserted in the scan paths [28].
The placement of inverters is only identified by testing engineer or design engineer. This
technique can be applied at behavioral level as only inverters need to be inserted in during scan-
chain creation. Hardware required as extra inverters need to be fabricated along with scan FFs.
Not suitable for IP Core based design as internal structure is hidden in third-party IP Cores. We
may have to change DFT architecture of whole SoC. As sub-chains are inserted in arbitrary
manner, it is hard for an adversary to get intermediate result of cipher. Exact response can only be
retrieved by tester or designer. The flipped result will only be seen by an adversary. A method
cannot resist differential attack on crypto-hardware as complementation effect will be nullified on
the output difference.
4.2.2. MASKING (ROUND REGISTER OR COMPACTOR OUTPUT)
There are two masking method published in literature. First, mask round register output and then
unmask it for upcoming operation. Input plaintext and key will generate mask value. During test-
mode, scan cells capture the mask output of the chip. Designer can unmask and retrieve actual
response. Extra hardware required as masking function has to be EX-ORed before round register
and after round register (for unmasking). The method can be applied at RTL description of
crypto-chip. For standalone AES IP core, it is only suitable if already masking function is built-in
the core. But if AES IP core is integrated with other block of system, it’s not suitable.
Figure 7. Classification of countermeasures against scan-based attack on crypto-hardware
Second method mask response compactor output by using (Extended LFSR) eLFSR. In test
mode, the scan out compacted response is getting EX-ORed with eLFSR 128- pseudorandom bit
stream. This method does not allow an adversary to recover starting status of LFSR. This also can
be integrated during RTL description of crypto-chip. It is suitable for crypto IP core as only extra
eLFSR required which may not change flow of encryption /description of crypto-chip. In both the
method, attack will unable to retrieve actual scan-out response. Due to the area overhead and
longer critical path, the performance of chip will be degraded. [24]
4.2.3. NOISE INJECTION IN SCAN OUTPUT
The method provides two level security: LFSR (linear feedback shift register) and TRNG (True
Random Number Generator). In this method, only 50% of scan cell bits becoming noisy but
remaining bits are not modified. Area reduction is only possible by selecting compact size LFSR
because a TRNG conceal some bits of LFSR output. An approach can be included during RTL
description of crypto-chip. Extra hardware requires implementing this approach for LFSR and
TRNG and other combinational logic. However, area overhead reduces compared to previous
8. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
8
masking method. The disadvantage is to perform masking in every clock cycle to make attack
unsuccessful. That means success rate is on how speedily masking is performed. [29].
4.2.4. SPY FLIP-FLOP
In this method, the extra flops (spy flops) are inserted in scan-chain. The current status of these
flops is used to check scan path integrity. In functional mode, the input of spy flops is set to fixed
value (s-a-1 or s-a-0). The output only varies when scan-chain is activated. Any unwanted
transition from normal mode to test mode is detected. Hence, attacker cannot apply differential
analysis after first iteration of cipher. The spy flops are designed at front-end level with few
synthesis constraints. It is also suitable for crypto IP core if already spy flops are built-in the core
description. The method can be adapted to automated design flow and IP reuse technology.
However, the technique will make scan-path longer, with increase in test-time and test data
volume. Hence, tester memory is also increased. [30]
4.2.5. SECURE TEST ACCESS MECHANISM
The security of crypto chips depends on small key stored in few registers while testability
depends on how data and control signals are travelling to primary output through internal node. It
is called secure-scan DFT method. Secure scan-DFT architecture has two modes of operation: 1.)
Secure mode (Functional Mode) 2.) Insecure mode (Test Mode). When in insecure mode, the
crypto chip can be switched between shift mode and normal mode same as traditional scan-based
DFT. While in secure mode, it can only be in normal mode. Switching from secure to insecure
mode is only done through power-off reset i.e. the round registers (Scan-flops) data will be reset
by turning off power supply. The registers in secure mode hold secret key information and the
content are not scanned out until being reset. While in insecure mode, fake test key is applicable.
The method can be applied in RTL description of crypto chip. To hold secret key related
information extra set of registers needs to be inserted. Test session starting needs to be changed
and hence test controller modification must be required. This method is suitable for standalone
crypto core. [3]
5. CONCLUSIONS
Encryption and decryption process for crypto-chips are covered in this paper. Although being one
of the most popular DFT method, scan insertion in crypto devices, opens a backdoor for security
threat. Secret key can be retrieved by performing attack on side-channels, injection faults in
devices or exploiting existing test-infrastructure. Survey of state-of-art countermeasures against
scan-based attack is presented. Area overhead and increase in test time are driving performance
parameters to find out countermeasure that balance between security and testability of hardware.
ACKNOWLEDGEMENTS
The authors would like to thank research progress committee members Dr. K. S. Dasgupta and
Dr. Virendra Singh for detail review, insightful comments and constructive suggestions.
REFERENCES
[1] Schneier, Bruce,Applied cryptography: protocols, algorithms, and source code in C. john wiley &
sons, 1996
[2] B. Yang, K. Wu, R. Karri, “Scan based side channel attack on dedicated hardware implementations of
Data Encryption Standard,” Proceedings of IEEE International Test Conference. 2004 pp. 339- 344.
[3] B. Yang, K. Wu, R. Karri, “Secure Scan: A Design-for-Test Architecture for Crypto Chips,” IEEE
Transactions on Computer-Aided Design of Integrated Circuits and Systems. 25 (10) (2006) 2287-
2293.
9. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
9
[4] Y. Liu, K. Wu, R. Karri, “Scan-based Attacks on Linear Feedback Shift Register Based Stream
Ciphers,” In ACM Transactions on Design Automation of Electronic Systems (TODAES), 2011, 16,
2, 1-15.
[5] R. Nara, K. Satoh, M. Yanagisawa, T. Ohtsuki, N. Togawa, “Scan-based side-channel attack against
RSA cryptosystems using scan signatures,” IEICE Transaction on Fundamentals of Electronics,
Communications and Computer Sciences, 2010, E93-A, 12, 2481-2489.
[6] R. Nara, N. Togawa, M. Yanagisawa, T. Ohtsuki, “Scan-based attack against elliptic curve
cryptosystems,” 15th IEEE Asia and South Pacific Design Automation Conference (ASP-DAC10).
407-412.
[7] Kocher, P. C. (1996). Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other
systems. In N. Koblitz (Ed.), CRYPTO, Lecture Notes in Computer Science (Vol. 1109, pp. 104113).
Berlin:Springer.
[8] Dhem, J. -F. , Koeune, F. , Leroux, P. -A. , Mestr, P. , Quisquater, J. J. & Willems, J. -J. (1998). A
practical implementation of the timing attack. In J. Quisquater & B. Schneier (Eds.). CARDIS,
Lecture Notes in Computer Science (Vol. 1820, pp. 167-182). Berlin: Springer.
[9] Paul Kocher, Joshua Jaffe, and Benjamin Jun, “Differential Power Analysis”, Advances in Cryptology
-CRYPTO 99, LNCS 1666, Aug. 1999, pp. 388-397
[10] Quisquater, J. -J. , Samyde, D. (2001). ElectroMagnetic analysis (EMA): Measures and counter-
measures for smart cards. In I. Attali & T. P. Jensen (Eds.), E-smart, Lecture Notes in Computer
Science (Vol. 2140, pp. 200210). Berlin: Springer.
[11] Gandolfi, K. , Mourtel, C. , Olivier, F. (2001). Electromagnetic analysis: concrete results. In . K. Ko
et al. [cKKNP01], (pp. 251261).
[12] O. Kommerling and M. G. Kuhn, “Desig Principles for Tamperresistant Smartcard Processors,” in
Proceedings of the USENIX Workshop on Smartcard Technology. Berkeley, CA, USA: USENIX
Association, 1999, pp. 22.
[13] C. Aumuller, P. Bier, W. Fischer, P. Hofreiter, and J. -P. Seifert, “Fault Attacks on RSA with CRT:
Concrete Results and Practical Countermeasures,” 2002.
[14] J. Balasch, B. Gierlichs, and I. Verbauwhede, “An In-depth and Blackbox Characterization of the
Effects of Clock Glitches on 8-bit MCUs,” in Workshop on Fault Diagnosis and Tolerance in
Cryptography, ser. FDTC 2011. Washington, DC, USA: IEEE Computer Society, 2011, pp. 105114.
[15] H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, “The Sorcerers Apprentice Guide
to Fault Attacks,” Proceedings of the IEEE, vol. 94, no. 2, pp. 370382, Feb. 2006.
[16] S. Endo, T. Sugawara, N. Homma, T. Aoki, and A. Satoh, “An On-chip Glitchy Clock Generator for
Testing Fault Injection Attacks,” Journal of Cryptographic Engineering, vol. 1, pp. 265270, 2011.
[17] I. Peterson, “Chinks in Digital Armor: Exploiting Faults to Break Smartcard Cryptosystems,” Science
News, vol. 151, pp. 7879, 1997.
[18] D. Boneh, R. A. DeMillo, and R. J. Lipton, “On the Importance of Checking Cryptographic Protocols
for Faults,” in 16th Annual International Conference on Theory and Application of Cryptographic
Techniques, ser. EUROCRYPT 1997, Berlin, Heidelberg, 1997, pp. 3751.
[19] S. Skorobogatov, “Low Temperature Data Remanence in Static RAM,” University of Cambridge,
Computer Laboratory, Tech. Rep. UCAM-CL-TR-536, Jun.-2002. [Online]. Available:
http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-536.pdf
[20] S. P. Skorobogatov and R. J. Anderson, “Optical Fault Induction Attacks,” in International Workshop
on Cryptographic Hardware and Embedded Systems -CHES 2002, 2002, pp. 212.
[21] J. Van Woudenberg, M. Witteman, and F. Menarini, “Practical Optical Fault Injection on Secure
Microcontrollers,” in Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2011),
Sept. 2011, pp. 9199.
[22] J. -J. Quisquater and D. Samyde, “Eddy current for Magnetic Analysis with Active Sensor,” in Esmart
2002, Nice, France, Sept. 2002.
[23] J. -M. Schmidt and M. Hutter, “Optical and EM Fault-Attacks on CRTbased RSA: Concrete Results,”
in Austrochip 2007, 15th Austrian Workhop on Microelectronics, 11 October 2007, Graz, Austria,
Proceedings, J. W. Karl C. Posch, Ed. Verlag der Technischen Universitat Graz, 2007, pp. 6167.
[24] J. DaRolt, G. Di Natale, M. L. Flottes and B. Rouzeyre, “Scan Attacks and Countermeasures in
Presence of Scan Response Compactors,” 2011 Sixteenth IEEE European Test Symposium,
Trondheim, 2011, pp. 19-24.
10. International Journal of VLSI design & Communication Systems (VLSICS) Vol.9, No.2, April 2018
10
[25] J. Da Rolt, G. Di Natale, M. L. Flottes and B. Rouzeyre, “Are advanced DfT structures sufficient for
preventing scan-attacks?” 2012 IEEE 30th VLSI Test Symposium (VTS), Hyatt Maui, HI, 2012, pp.
246-251
[26] G. D. Natale, M. Doulcier, M. L. Flottes and B. Rouzeyre, “Self-Test Techniques for Crypto-
Devices,” in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 18, no. 2, pp.
329-333, Feb. 2010.
[27] Da Rolt, J. , Di Natale, G. , Flottes, M. L. , Rouzeyre, B. , “On-chip test comparison for protecting
confidential data in secure ICS,” In 2012 17th IEEE European Test Symposium (ETS), p. 1, May
2012
[28] Sengar, G. , Mukhopadhayay, D. , Roy Chowdhury, D. ,“An efficient approach to develop secure scan
tree for crypto-hardware,” In International Conference on Advanced Computing and
Communications, ADCOM 2007, pp. 2126, December 2007
[29] A. Das, B. Ege, S. Ghosh, L. Batina and I. Verbauwhede, “Security Analysis of Industrial Test
Compression Schemes,” in IEEE Transactions on Computer-Aided Design of Integrated Circuits and
Systems, vol. 32, no. 12, pp. 1966-1977, Dec. 2013.
[30] David Hly , Frdric Bancel , Marie-Lise Flottes , Bruno Rouzeyre, “A secure scan design
methodology”, Proceedings of the conference on Design, automation and test in Europe: Proceedings,
March 06-10, 2006, Munich, Germany.