SlideShare a Scribd company logo
FinFET Evolution
The foundation of modern electronics is the CMOS transistor. In the last 17 years, CMOS technology has made significant steps in terms
of the materials used in manufacture and architecture.
The first great leap was the introduction of strain engineering at the 90 nm technology node. Subsequent steps were the metal gate with
a high-k dielectric at 45 nm, and the FinFET architecture at the 22 nm node.
The year 2012 marked the birth of the first commercial 22nm FinFET. Subsequent improvements to the FinFET architecture allowed for
improved performance and reduced area. The 3D nature of the FinFET has many advantages, like increasing the fin height to get a
higher drive current at the same footprint.
Figure 2 shows the evolution of MOSFET structures: double-gate, tri-gate, pi-gate, omega-gate, and gate-all-around. Double-gate and
tri-gate FinFETs are common due to their simple structure and ease of fabrication.
Although the GAA device was proposed before the FinFET, the latter was more comfortable for executing production.
What is a FinFET?
A FinFET is a transistor. Being a transistor, it is an amplifier and a switch. Its applications include
home computers, laptops, tablets, smartphones, wearables, high-end networks, automotive, and
more.
FinFET stands for a fin-shaped field-effect transistor. Fin because it has a fin-shaped body –
the silicon fin that forms the transistor’s main body distinguishes it. Field-effect because an
electric field controls the conductivity of the material.
A FinFET is a non-planar device, i.e., not constrained to a single plane. It is also called 3D for having a
third dimension.
Choosing FinFET devices instead of traditional MOSFETs happens for a variety of reasons. Increasing
computational power implies increasing computational density. More transistors are required to achieve this,
which leads to larger chips. However, for practical reasons, it is crucial to keep the area about the same.
As previously stated, one way of achieving more computational power is by shrinking the transistor’s size.
But as the transistor’s dimensions decrease, the proximity between the drain and the source lessens the gate
electrode’s ability to control the flow of current in the channel region. Because of this, planar MOSFETs
display objectionable short-channel effects.
Shrinking the gate length (Lg) below 90 nm produces a significant leakage current, and below 28 nm, the
leakage is excessive, rendering the transistor useless. So, as the gate length is scaled down, suppressing
the off‐state leakage is vital.
Another way to increase computational power is by changing the materials used for manufacturing the chips,
but it may not be suitable from an economic standpoint.
Why Use FinFET Devices in Place of MOSFETs?
Computing FinFET Transistor Width (W)
The channel (fin) of the FinFET is vertical. This device requires keeping in mind specific dimensions.
Evoking Max Planck’s “quanta,” the FinFET exhibits a property known as width quantization: its width is a
multiple of its height. Random widths are not possible.
The fin thickness is a crucial parameter because it controls the short-channel behavior and the device’s
subthreshold swing. The subthreshold swing measures the efficiency of a transistor. It is the variation in
gate voltage that increases the drain current one order of magnitude.
● Lg = gate length
● T = fin thickness
● Hfin = fin height
● W = transistor width (single
fin)
● Weff = effective transistor
width (multiple fins)
For double-gate: W = 2 ∙ Hfin
For tri-gate: W = 2 ∙ Hfin + T
Multiple fins will increase the
transistor width.
Weff = n ∙ W
Where n = number of fins
FinFET Advantages
● Better control over the channel
● Suppressed short-channel effects
● Lower static leakage current
● Faster switching speed
● Higher drain current (More drive-
current per footprint)
● Lower switching voltage
● Low power consumption FinFET Disadvantages
● Difficult to control dynamic Vth
● Quantized device-width. It is
impossible to make fractions of the
fins, whereby designers can only
specify the devices’ dimensions in
multiples of whole fins.
● Higher parasitics due to 3-D profile
● Very high capacitances
● Corner effect: electric field at the
corner is always amplified compared
to the electric field at the sidewall.
This can be minimized using a nitrate
layer in corners.
● High fabrication cost

More Related Content

Similar to FINfet.pptx

Review of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesReview of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design Challengesrbl87
 
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet TechnologyA Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
IJERA Editor
 
C42042729
C42042729C42042729
C42042729
IJERA Editor
 
3d transistor
3d transistor3d transistor
3d transistor
swatikamat
 
Junctionless transistors
Junctionless transistorsJunctionless transistors
Junctionless transistors
Pratishtha Agnihotri
 
Impact of parameter variations and optimization on dg pnin tunnel fet
Impact of parameter variations and optimization on dg pnin tunnel fetImpact of parameter variations and optimization on dg pnin tunnel fet
Impact of parameter variations and optimization on dg pnin tunnel fet
VLSICS Design
 
A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...
IRJET Journal
 
Analysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM CellAnalysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM Cell
ijsrd.com
 
Kg3418451855
Kg3418451855Kg3418451855
Kg3418451855
IJERA Editor
 
A Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
A Study On Double Gate Field Effect Transistor For Area And Cost EfficiencyA Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
A Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
paperpublications3
 
RBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistorRBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistorHema N
 
Review on Tunnel Field Effect Transistors (TFET)
Review on Tunnel Field Effect Transistors (TFET)Review on Tunnel Field Effect Transistors (TFET)
Review on Tunnel Field Effect Transistors (TFET)
IRJET Journal
 
Minor report
Minor reportMinor report
Minor report
ShamimAhmed680298
 
3D or Tri-gate transistors
3D or Tri-gate transistors3D or Tri-gate transistors
3D or Tri-gate transistors
Karanvir Singh
 
THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS
THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETSTHRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS
THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS
VLSICS Design
 
tri gate transistors
tri gate transistorstri gate transistors
tri gate transistors
Chetan Kataria
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFET
ManishKenchi
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
msejjournal
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
msejjournal
 

Similar to FINfet.pptx (20)

Review of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesReview of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design Challenges
 
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet TechnologyA Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
 
C42042729
C42042729C42042729
C42042729
 
3d transistor
3d transistor3d transistor
3d transistor
 
Junctionless transistors
Junctionless transistorsJunctionless transistors
Junctionless transistors
 
Impact of parameter variations and optimization on dg pnin tunnel fet
Impact of parameter variations and optimization on dg pnin tunnel fetImpact of parameter variations and optimization on dg pnin tunnel fet
Impact of parameter variations and optimization on dg pnin tunnel fet
 
A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...
 
Analysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM CellAnalysis of FinFET based Low Power SRAM Cell
Analysis of FinFET based Low Power SRAM Cell
 
Kg3418451855
Kg3418451855Kg3418451855
Kg3418451855
 
A0210106
A0210106A0210106
A0210106
 
A Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
A Study On Double Gate Field Effect Transistor For Area And Cost EfficiencyA Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
A Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
 
RBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistorRBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistor
 
Review on Tunnel Field Effect Transistors (TFET)
Review on Tunnel Field Effect Transistors (TFET)Review on Tunnel Field Effect Transistors (TFET)
Review on Tunnel Field Effect Transistors (TFET)
 
Minor report
Minor reportMinor report
Minor report
 
3D or Tri-gate transistors
3D or Tri-gate transistors3D or Tri-gate transistors
3D or Tri-gate transistors
 
THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS
THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETSTHRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS
THRESHOLD VOLTAGE CONTROL SCHEMES IN FINFETS
 
tri gate transistors
tri gate transistorstri gate transistors
tri gate transistors
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFET
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
 
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTORREVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
REVIEW PAPER ON NEW TECHNOLOGY BASED NANOSCALE TRANSISTOR
 

More from SivaGovind2

Smart-Sensor.ppt
Smart-Sensor.pptSmart-Sensor.ppt
Smart-Sensor.ppt
SivaGovind2
 
1.CPLD SPLD.pdf
1.CPLD SPLD.pdf1.CPLD SPLD.pdf
1.CPLD SPLD.pdf
SivaGovind2
 
ARRHYTHMIA.pptx
ARRHYTHMIA.pptxARRHYTHMIA.pptx
ARRHYTHMIA.pptx
SivaGovind2
 
Tunnel_FET_-_Learning_Module_Draft.pptx
Tunnel_FET_-_Learning_Module_Draft.pptxTunnel_FET_-_Learning_Module_Draft.pptx
Tunnel_FET_-_Learning_Module_Draft.pptx
SivaGovind2
 
STARIN GAUGE.pdf
STARIN GAUGE.pdfSTARIN GAUGE.pdf
STARIN GAUGE.pdf
SivaGovind2
 
Basic method of measurement.pptx
Basic method of measurement.pptxBasic method of measurement.pptx
Basic method of measurement.pptx
SivaGovind2
 
Powerpoint_3.2.ppt
Powerpoint_3.2.pptPowerpoint_3.2.ppt
Powerpoint_3.2.ppt
SivaGovind2
 
Presentation 4.pptx
Presentation 4.pptxPresentation 4.pptx
Presentation 4.pptx
SivaGovind2
 
Embedded Systems With LPC1769.pptx
Embedded Systems With LPC1769.pptxEmbedded Systems With LPC1769.pptx
Embedded Systems With LPC1769.pptx
SivaGovind2
 

More from SivaGovind2 (9)

Smart-Sensor.ppt
Smart-Sensor.pptSmart-Sensor.ppt
Smart-Sensor.ppt
 
1.CPLD SPLD.pdf
1.CPLD SPLD.pdf1.CPLD SPLD.pdf
1.CPLD SPLD.pdf
 
ARRHYTHMIA.pptx
ARRHYTHMIA.pptxARRHYTHMIA.pptx
ARRHYTHMIA.pptx
 
Tunnel_FET_-_Learning_Module_Draft.pptx
Tunnel_FET_-_Learning_Module_Draft.pptxTunnel_FET_-_Learning_Module_Draft.pptx
Tunnel_FET_-_Learning_Module_Draft.pptx
 
STARIN GAUGE.pdf
STARIN GAUGE.pdfSTARIN GAUGE.pdf
STARIN GAUGE.pdf
 
Basic method of measurement.pptx
Basic method of measurement.pptxBasic method of measurement.pptx
Basic method of measurement.pptx
 
Powerpoint_3.2.ppt
Powerpoint_3.2.pptPowerpoint_3.2.ppt
Powerpoint_3.2.ppt
 
Presentation 4.pptx
Presentation 4.pptxPresentation 4.pptx
Presentation 4.pptx
 
Embedded Systems With LPC1769.pptx
Embedded Systems With LPC1769.pptxEmbedded Systems With LPC1769.pptx
Embedded Systems With LPC1769.pptx
 

Recently uploaded

English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
BrazilAccount1
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
AmarGB2
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Dr.Costas Sachpazis
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 

Recently uploaded (20)

English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
Sachpazis:Terzaghi Bearing Capacity Estimation in simple terms with Calculati...
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 

FINfet.pptx

  • 1. FinFET Evolution The foundation of modern electronics is the CMOS transistor. In the last 17 years, CMOS technology has made significant steps in terms of the materials used in manufacture and architecture. The first great leap was the introduction of strain engineering at the 90 nm technology node. Subsequent steps were the metal gate with a high-k dielectric at 45 nm, and the FinFET architecture at the 22 nm node. The year 2012 marked the birth of the first commercial 22nm FinFET. Subsequent improvements to the FinFET architecture allowed for improved performance and reduced area. The 3D nature of the FinFET has many advantages, like increasing the fin height to get a higher drive current at the same footprint. Figure 2 shows the evolution of MOSFET structures: double-gate, tri-gate, pi-gate, omega-gate, and gate-all-around. Double-gate and tri-gate FinFETs are common due to their simple structure and ease of fabrication. Although the GAA device was proposed before the FinFET, the latter was more comfortable for executing production.
  • 2. What is a FinFET? A FinFET is a transistor. Being a transistor, it is an amplifier and a switch. Its applications include home computers, laptops, tablets, smartphones, wearables, high-end networks, automotive, and more. FinFET stands for a fin-shaped field-effect transistor. Fin because it has a fin-shaped body – the silicon fin that forms the transistor’s main body distinguishes it. Field-effect because an electric field controls the conductivity of the material. A FinFET is a non-planar device, i.e., not constrained to a single plane. It is also called 3D for having a third dimension.
  • 3. Choosing FinFET devices instead of traditional MOSFETs happens for a variety of reasons. Increasing computational power implies increasing computational density. More transistors are required to achieve this, which leads to larger chips. However, for practical reasons, it is crucial to keep the area about the same. As previously stated, one way of achieving more computational power is by shrinking the transistor’s size. But as the transistor’s dimensions decrease, the proximity between the drain and the source lessens the gate electrode’s ability to control the flow of current in the channel region. Because of this, planar MOSFETs display objectionable short-channel effects. Shrinking the gate length (Lg) below 90 nm produces a significant leakage current, and below 28 nm, the leakage is excessive, rendering the transistor useless. So, as the gate length is scaled down, suppressing the off‐state leakage is vital. Another way to increase computational power is by changing the materials used for manufacturing the chips, but it may not be suitable from an economic standpoint. Why Use FinFET Devices in Place of MOSFETs?
  • 4. Computing FinFET Transistor Width (W) The channel (fin) of the FinFET is vertical. This device requires keeping in mind specific dimensions. Evoking Max Planck’s “quanta,” the FinFET exhibits a property known as width quantization: its width is a multiple of its height. Random widths are not possible. The fin thickness is a crucial parameter because it controls the short-channel behavior and the device’s subthreshold swing. The subthreshold swing measures the efficiency of a transistor. It is the variation in gate voltage that increases the drain current one order of magnitude.
  • 5. ● Lg = gate length ● T = fin thickness ● Hfin = fin height ● W = transistor width (single fin) ● Weff = effective transistor width (multiple fins) For double-gate: W = 2 ∙ Hfin For tri-gate: W = 2 ∙ Hfin + T Multiple fins will increase the transistor width. Weff = n ∙ W Where n = number of fins
  • 6. FinFET Advantages ● Better control over the channel ● Suppressed short-channel effects ● Lower static leakage current ● Faster switching speed ● Higher drain current (More drive- current per footprint) ● Lower switching voltage ● Low power consumption FinFET Disadvantages ● Difficult to control dynamic Vth ● Quantized device-width. It is impossible to make fractions of the fins, whereby designers can only specify the devices’ dimensions in multiples of whole fins. ● Higher parasitics due to 3-D profile ● Very high capacitances ● Corner effect: electric field at the corner is always amplified compared to the electric field at the sidewall. This can be minimized using a nitrate layer in corners. ● High fabrication cost