SlideShare a Scribd company logo
Richa Verma
Email: richaverma.bng@gmail.com, Cell Phone: +91-9535088617
Work Experience:
 4.3 Years of experience in Embedded Board Design and currently working as a Senior Hardware Design Engineer at L&T
Technology Services Pvt. Ltd.
 Responsible in Project development from requirements gathering to testing phase.
 Responsible for Project Documentation, Schematic design, Current draw analysis, Transient analysis, Worst case analysis for
almost all the interfaces in project Design.
 Experience in Board design in Consumer and Automotive electronics domain (Clusters, Telematics and Overhead console
Projects) & expertise in developing Analog, Digital and Mixed Signals High Speed and Multilayer board design.
Profile Summary:
Platform Freescale–IMX6, IMX356, Renesas - uPD70F3532, R5F35MC, NXP based Micro Controllers.
Interfaces I2C, SPI, USB2.0, CAN, LIN, UART, Ethernet, Memory Interfacing (SDRAM, NAND, NOR, EPPROM),
Bluetooth-WIFI Module, Video, Audio, LVDS, GPS Module.
Software tools ORCAD 16.6, PSpice, MathCAD, Mentor Graphics -Dx- Designer, MATLAB, Simulink
Simscape, SLPS
Component Engineering Selection of active and Passive components (like MOSFETs, Transistors, Regulators, inductors etc.) based
on their electrical, mechanical, availability and cost parameters
Technical Exposure:
 To prepare Engineering Specification document, Test plan Test Reports etc.
 Good hands on simulation tools like PSpice, Simulink.
 Good experience in designing High Voltage switch, Power supplies (LDO, Buck-Boost, DC-DC), Voltage Monitoring circuit.
 Good experience in clusters and telematics Projects.
 Schematic creation, current-draw analysis, Boot-pin-analysis, micro-processor symbol creation.
 Knowledge in EMI/EMC aspects of Board Design.
 Involved in Pre Layout and Post Layout Simulation.
 To perform worst case analysis, steady state analysis, DC –DC Analysis, frequency sweep analysis, Monte Carlo analysis,
transient analysis and design verification.
 Knowledge of performing Monte Carlo analysis using Mathcad.
 Manage & Optimize Bill of Material (BOM).
 Prepared engineering change notice form, hardware repair manual, hardware software interface document.
 Provide hardware support to Software team in debugging.
 Developed a brushed permanent magnet dc motor (radiator fan) model by analyzing &extracting all required parameters by
using curve fitting techniques from very few data provided by client.
 Verification of radiator model using matlab scripts.
 Performed system level simulation (steady state and transient analysis) of the motor driver circuit with actual radiator fan
motor load using Simulink and SLPS.
 Good documentation, communication & interpersonal skills.
 Signal Integrity Analysis: Experience in Signal Integrity Analysis i.e. ringing, crosstalk, ground bounce, distortion, signal loss,
and power supply noise within a Board design.
Project Details:
1. Radiator Fan Motor System Level Simulation :
Radiator Fan Motor System level Simulation project had the challenges of developing radiator fan motor using Simulink and the
driver circuit using PSPICE. After the model verification both the driver circuit and simulink model was interfaced through SLPS
tool and finally the steady state and transient analysis was performed.
Duration: 3 Months Team Size: 2
o Responsibilities:
• Study of the motor and find out the required parameters needed to model.
• Analyze the speed - torque and current- torque graph and derive the maximum parameters possible.
• Creation of radiator fan motor model using Simulink.
• Writing down the equations in Mathcad and generated all necessary graphs then by using curve fitting technique
derived few parameters.
• Suggested a driver circuit to client.
• Creation of motor driver circuit in Pspice (Orcad 16.6).
• Interfacing the Simulink motor model and driver circuit using SLPS tool.
• After interfacing the actual model steady state and transient analysis was performed.
• Prepared the presentation of all the tasks for learning purpose of others.
2. Ford Multi-Function Display:
The Multi-Function Display MFD is a hardware multimedia which works on i.MX356 platform. It contains a 4.2 Inch Color-TFT
display and an input for the rear video camera.
Duration: 1 year Team Size: 6
o Responsibilities:
• Designed 4.2 Inch Color-TFT display.
• Worked on Hardware requirement development.
• Contribution in schematic design and drafting using Mentor graphics- Dx- Designer.
• Worked on CAN, LIN, I2C, Video, LCD, Memory (SDRAM, NOR, EPPROM), Analog & Digital Interfaces.
• Worked on Power Supply design.
• High Voltage switch analysis for TRANSIENTS using PSPICE and MATHCAD.
• Worked on current draw analysis for complete project.
• Worked on Worst Case analysis for all the interfaces and performed stress analysis for each components of each
block.
• Preparation of Design Justification document which contains analysis of all the sections involved in the project
including circuit simulation using PSPICE and WORST CASE ANALYSIS using Mathcad.
• Preparation of hardware software interface document.
• BOM creation and optimization based on Cost and RoHS.
• Supported on hardware testing.
3. U502 CLUSTER:
U502 is instrument cluster with 4.3 Inch Color-TFT display, High speed CAN, Memory Interfacing (SDRAM, SPI FLASH, EPPROM),
analog & digital interfaces and analog gauge.
Duration: 8 Months Team Size: 2
o Responsibilities:
• Designed 4.3 Inch Color-TFT display.
• Contribution in schematic design and drafting using Mentor graphics Dx- Designer.
• Worked on High Speed CAN, TFT, Memory (SDRAM, SPI FLASH, EPPROM), Analog monitoring, Fuel sender, Digital
Interfaces, Lighting Undimmed, Pointer backlighting and gauge backlighting interfaces.
• Worked on Power Supply design (LDO, SMPS, and SWITCHED SUPPLY).
• High Voltage switch analysis for TRANSIENTS using PSPICE and MATHCAD.
• Proposed the design for Fuel Sender block for meeting the requirements.
• Prepared the CPP for Fuel Sender block considering all the tolerances for HOT, COLD and NORMAL condition.
• The FUEL SENDER CPP was designed to meet the FORD FUEL SENDER accuracy requirements as well as to survive and
detect different fault conditions like short to battery, short to ground and open circuit.
• Preparation of datasheet, hardware software interface and test plan for FUEL SENDER interface.
• Worked on current draw analysis for getting the total load current for all the supplies.
• Worked on Worst Case analysis & stress analysis.
• Preparation of Design Justification document which contains analysis of all the sections involved in the project
including circuit simulation using PSPICE and WORST CASE ANALYSIS using Mathcad.
4. MY14 MAZDA TELEMATICS:
The MY14 project is telematics infotainment project based on i.MX6 processor with various interfaces like Bluetooth-Wi-Fi,
GPS, Audio, Video, IPOD Authentication, Watchdog &Reset supervisor, CAN, LIN, RS485, LVDS, Analog & Digital interfaces.
Duration: 6 Months Team Size: 2
o Responsibilities:
• Co-ordinated directly with the onsite coordinator.
• Contribution in schematic design and drafting using Mentor graphics Dx- Designer.
• Current draw analysis was performed both for normal mode and sleep mode. This analysis gave us the
picture of load current on all the supply lines including the battery line.
• Performed High voltage switch worst case analysis which included cut-off voltage and transient analysis
(LOAD- DUMP) for Mazda pulses.
• Performed surge current analysis for High Voltage switch.
• Worked on Power Supply design (LDO, buck-converter, Boost converter, Power management IC)
• Worked on Worst Case analysis & stress analysis.
• Worked on CAN, LIN, Memory, RS485, GPS, LVDS, AUDIO, VIDEO, IPOD, USB, and other analog / digital
interfaces.
• Prepared the repair manual for entire project. The requirement was to let the technicians know which
section to be checked in schematic /Board if any of the listed Tests fails.
• Worked on BOOT pin analysis for all signals from processor.
• Vehicle connector analysis which involves sneak path analysis, short circuit analysis.
• Worked on Voltage level compatibility of signals.
5. HUD-Head up display:
The Head-Up Display (HUD) presents vehicle and infotainment information to the driver by creating a virtual image located at
the end of the hood. The image will be created by an optical system that uses the lower part of the windshield as the final
optical element.
Duration: 6 Months Team Size: 3
o Responsibilities:
• Co-ordinated directly with the onsite coordinator.
• Contribution in schematic design and drafting using Mentor graphics Dx- Designer.
• Current draw analysis was performed both for normal mode and sleep mode.
• Performed High voltage switch worst case analysis which included cut-off voltage and transient analysis
(LOAD- DUMP) for ford pulses.
• Performed surge current analysis for High Voltage switch.
• Modeling of varistor.
• Worked on Power Supply design (LDO, SMPS, Switched Supply)
• Worked on Worst Case analysis & stress analysis.
• Designed a low Voltage detection circuit.
• Worked on Watchdog, High Speed CAN, Memory (EEPROM, DDR3, Serial NOR FLASH), and other analog /
digital interfaces.
6. Hardware interface simulation using PSPICE tool:
Verification and validation of interfaces circuits for standalone system as well as system to system Interface using PSPICE tool
for India based OEM
Duration: 4 Months Team Size: 2
o Responsibilities:
• Project planning and monitoring
• Understanding the interface requirement and specification
• Creating a simulation requirement statement for each interface
• Schematic Design capture, Design entry
• Develop PSPICE Model Libraries
• Create and simulate appropriate Input (Voltage, Current source) and Output (LED, Lamp/solenoid loads)
• Preparation of simulation and analysis results
Academic Qualification:
S. No
Name of The
Examination
Name of Institute
Name of Board/
University
%Age
1 B. E (ECE) (2006-10) University Institute of technology
Burdwan
BURDWAN 82%
2 Senior Secondary D.A.V Public School ,Dhanbad CBSE 78%
3 Matriculation De-nobili School C.M.R.I, Dhanbad I.C.S.E 83%
Accomplishments:
 Silver Team Academy award winning team for Infotainment project
Personal Details:
 D.O.B : 23 March 1988
I hereby solemnly affirm that all the details provided above are true to the best of my knowledge. I shall carry myself in a manner that lends
dignity to the organization.
Date: 30th
Mar 2015 Richa Verma

More Related Content

What's hot

FPGA In a Nutshell
FPGA In a NutshellFPGA In a Nutshell
FPGA In a Nutshell
Somnath Mazumdar
 
Electronic Hardware Design with FPGA
Electronic Hardware Design with FPGAElectronic Hardware Design with FPGA
Electronic Hardware Design with FPGA
Krishna Gaihre
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
FPGA Overview
FPGA OverviewFPGA Overview
FPGA Overview
MetalMath
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
Tieng Nguyen
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
Chili.CHIPS
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
Muhammad Muzaffar Khan
 
A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...
IOSR Journals
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intro
naito88
 
Software hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq socSoftware hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq soc
Hossam Hassan
 
Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)
Deepak Kumar
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis tools
Hossam Hassan
 
Lect14
Lect14Lect14
Reconfigurable Computing
Reconfigurable ComputingReconfigurable Computing
Reconfigurable Computingppd1961
 
What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
GlobalLogic Ukraine
 
FPGA Embedded Design
FPGA Embedded DesignFPGA Embedded Design
FPGA Embedded Design
Dr. Shivananda Koteshwar
 

What's hot (20)

FPGA In a Nutshell
FPGA In a NutshellFPGA In a Nutshell
FPGA In a Nutshell
 
JosephAnthonyEAlvarez_CV_2016
JosephAnthonyEAlvarez_CV_2016JosephAnthonyEAlvarez_CV_2016
JosephAnthonyEAlvarez_CV_2016
 
Electronic Hardware Design with FPGA
Electronic Hardware Design with FPGAElectronic Hardware Design with FPGA
Electronic Hardware Design with FPGA
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
FPGA Overview
FPGA OverviewFPGA Overview
FPGA Overview
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
 
A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...A Review of FPGA-based design methodologies for efficient hardware Area estim...
A Review of FPGA-based design methodologies for efficient hardware Area estim...
 
FPGA Intro
FPGA IntroFPGA Intro
FPGA Intro
 
Software hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq socSoftware hardware co-design using xilinx zynq soc
Software hardware co-design using xilinx zynq soc
 
Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)Implementation of Soft-core processor on FPGA (Final Presentation)
Implementation of Soft-core processor on FPGA (Final Presentation)
 
Introduction to fpga synthesis tools
Introduction to fpga synthesis toolsIntroduction to fpga synthesis tools
Introduction to fpga synthesis tools
 
SVS_Resume
SVS_ResumeSVS_Resume
SVS_Resume
 
Lect14
Lect14Lect14
Lect14
 
Reconfigurable Computing
Reconfigurable ComputingReconfigurable Computing
Reconfigurable Computing
 
Vinay_CV
Vinay_CVVinay_CV
Vinay_CV
 
What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
 
FPGA Embedded Design
FPGA Embedded DesignFPGA Embedded Design
FPGA Embedded Design
 

Viewers also liked

Micro Provider Overview
Micro Provider OverviewMicro Provider Overview
Micro Provider Overview
Dave Erwin Jr
 
Los límites de la interpretación - Umberto Eco-
Los límites de la interpretación - Umberto Eco-Los límites de la interpretación - Umberto Eco-
Los límites de la interpretación - Umberto Eco-
Larii González Garay
 
Radio enlace
Radio enlaceRadio enlace
Radio enlace
armando ruiz
 
Resume of SHAO Qing
Resume of SHAO QingResume of SHAO Qing
Resume of SHAO Qing? ?
 
Junte Echar Pa' Lante: Economía del Visitante | Internacionalización
Junte Echar Pa' Lante: Economía del Visitante | InternacionalizaciónJunte Echar Pa' Lante: Economía del Visitante | Internacionalización
Junte Echar Pa' Lante: Economía del Visitante | Internacionalización
Foundationpr
 
Lletres llibre de la selva
Lletres llibre de la selvaLletres llibre de la selva
Lletres llibre de la selva
http://evt.cat
 
A hybrid approach to population construction for agricultural agent based sim...
A hybrid approach to population construction for agricultural agent based sim...A hybrid approach to population construction for agricultural agent based sim...
A hybrid approach to population construction for agricultural agent based sim...
Peng Chen
 
Black Friday and Cyber Monday- Best Practices for Your E-Commerce Database
Black Friday and Cyber Monday- Best Practices for Your E-Commerce DatabaseBlack Friday and Cyber Monday- Best Practices for Your E-Commerce Database
Black Friday and Cyber Monday- Best Practices for Your E-Commerce DatabaseTim Vaillancourt
 
Une nouvelle ambition territoriale pour la France en Europe
Une nouvelle ambition territoriale pour la France en EuropeUne nouvelle ambition territoriale pour la France en Europe
Une nouvelle ambition territoriale pour la France en Europe
Frédéric GASNIER
 
Treat Detection using Hadoop
Treat Detection using HadoopTreat Detection using Hadoop
Treat Detection using HadoopDataWorks Summit
 
Entrepreneurs Culturels : une nouvelle façon de travailler
Entrepreneurs Culturels : une nouvelle façon de travaillerEntrepreneurs Culturels : une nouvelle façon de travailler
Entrepreneurs Culturels : une nouvelle façon de travailler
La French Team
 
Katalog produktów w MongoDB na przykładzie Nokaut.pl
Katalog produktów w MongoDB na przykładzie Nokaut.plKatalog produktów w MongoDB na przykładzie Nokaut.pl
Katalog produktów w MongoDB na przykładzie Nokaut.pl
Piotr Duda
 

Viewers also liked (13)

Micro Provider Overview
Micro Provider OverviewMicro Provider Overview
Micro Provider Overview
 
Merchant_Brochure
Merchant_BrochureMerchant_Brochure
Merchant_Brochure
 
Los límites de la interpretación - Umberto Eco-
Los límites de la interpretación - Umberto Eco-Los límites de la interpretación - Umberto Eco-
Los límites de la interpretación - Umberto Eco-
 
Radio enlace
Radio enlaceRadio enlace
Radio enlace
 
Resume of SHAO Qing
Resume of SHAO QingResume of SHAO Qing
Resume of SHAO Qing
 
Junte Echar Pa' Lante: Economía del Visitante | Internacionalización
Junte Echar Pa' Lante: Economía del Visitante | InternacionalizaciónJunte Echar Pa' Lante: Economía del Visitante | Internacionalización
Junte Echar Pa' Lante: Economía del Visitante | Internacionalización
 
Lletres llibre de la selva
Lletres llibre de la selvaLletres llibre de la selva
Lletres llibre de la selva
 
A hybrid approach to population construction for agricultural agent based sim...
A hybrid approach to population construction for agricultural agent based sim...A hybrid approach to population construction for agricultural agent based sim...
A hybrid approach to population construction for agricultural agent based sim...
 
Black Friday and Cyber Monday- Best Practices for Your E-Commerce Database
Black Friday and Cyber Monday- Best Practices for Your E-Commerce DatabaseBlack Friday and Cyber Monday- Best Practices for Your E-Commerce Database
Black Friday and Cyber Monday- Best Practices for Your E-Commerce Database
 
Une nouvelle ambition territoriale pour la France en Europe
Une nouvelle ambition territoriale pour la France en EuropeUne nouvelle ambition territoriale pour la France en Europe
Une nouvelle ambition territoriale pour la France en Europe
 
Treat Detection using Hadoop
Treat Detection using HadoopTreat Detection using Hadoop
Treat Detection using Hadoop
 
Entrepreneurs Culturels : une nouvelle façon de travailler
Entrepreneurs Culturels : une nouvelle façon de travaillerEntrepreneurs Culturels : une nouvelle façon de travailler
Entrepreneurs Culturels : une nouvelle façon de travailler
 
Katalog produktów w MongoDB na przykładzie Nokaut.pl
Katalog produktów w MongoDB na przykładzie Nokaut.plKatalog produktów w MongoDB na przykładzie Nokaut.pl
Katalog produktów w MongoDB na przykładzie Nokaut.pl
 

Similar to 4+yr Hardware Design Engineer_Richa

SandeepKumar _Resume
SandeepKumar _ResumeSandeepKumar _Resume
SandeepKumar _ResumeSandeep Kumar
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resumeedwin vinoth
 
Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineerNarasimha Reddy
 
My profile
My profileMy profile
My profiledhruv_63
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05Oliver Stone
 
Asar resume
Asar resumeAsar resume
Asar resume
Asarudeen sheik
 
AMIT PATIL- Embedded OS Professional
AMIT PATIL- Embedded OS ProfessionalAMIT PATIL- Embedded OS Professional
AMIT PATIL- Embedded OS ProfessionalAmit Patil
 
“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...
“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...
“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...
Edge AI and Vision Alliance
 
CV Damien Boissat 2016
CV Damien Boissat 2016CV Damien Boissat 2016
CV Damien Boissat 2016
Damien Boissat
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check ResumeBill Check
 
Computing Without Computers - Oct08
Computing Without Computers - Oct08Computing Without Computers - Oct08
Computing Without Computers - Oct08
Ian Page
 
Le company presentation
Le company presentationLe company presentation
Le company presentation
leadembeddedsoftware
 
Introduction to Digital Signal processors
Introduction to Digital Signal processorsIntroduction to Digital Signal processors
Introduction to Digital Signal processors
PeriyanayagiS
 

Similar to 4+yr Hardware Design Engineer_Richa (20)

SandeepKumar _Resume
SandeepKumar _ResumeSandeepKumar _Resume
SandeepKumar _Resume
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resume
 
Dhamu
DhamuDhamu
Dhamu
 
Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineer
 
My profile
My profileMy profile
My profile
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
 
CV Jens Grunert
CV Jens GrunertCV Jens Grunert
CV Jens Grunert
 
Asar resume
Asar resumeAsar resume
Asar resume
 
Resume_A0
Resume_A0Resume_A0
Resume_A0
 
verification resume
verification resumeverification resume
verification resume
 
AMIT PATIL- Embedded OS Professional
AMIT PATIL- Embedded OS ProfessionalAMIT PATIL- Embedded OS Professional
AMIT PATIL- Embedded OS Professional
 
Himanth_Resume
Himanth_ResumeHimanth_Resume
Himanth_Resume
 
Ankit sarin
Ankit sarinAnkit sarin
Ankit sarin
 
“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...
“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...
“Autonomous Driving AI Workloads: Technology Trends and Optimization Strategi...
 
CV Damien Boissat 2016
CV Damien Boissat 2016CV Damien Boissat 2016
CV Damien Boissat 2016
 
Nikita Resume
Nikita ResumeNikita Resume
Nikita Resume
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check Resume
 
Computing Without Computers - Oct08
Computing Without Computers - Oct08Computing Without Computers - Oct08
Computing Without Computers - Oct08
 
Le company presentation
Le company presentationLe company presentation
Le company presentation
 
Introduction to Digital Signal processors
Introduction to Digital Signal processorsIntroduction to Digital Signal processors
Introduction to Digital Signal processors
 

4+yr Hardware Design Engineer_Richa

  • 1. Richa Verma Email: richaverma.bng@gmail.com, Cell Phone: +91-9535088617 Work Experience:  4.3 Years of experience in Embedded Board Design and currently working as a Senior Hardware Design Engineer at L&T Technology Services Pvt. Ltd.  Responsible in Project development from requirements gathering to testing phase.  Responsible for Project Documentation, Schematic design, Current draw analysis, Transient analysis, Worst case analysis for almost all the interfaces in project Design.  Experience in Board design in Consumer and Automotive electronics domain (Clusters, Telematics and Overhead console Projects) & expertise in developing Analog, Digital and Mixed Signals High Speed and Multilayer board design. Profile Summary: Platform Freescale–IMX6, IMX356, Renesas - uPD70F3532, R5F35MC, NXP based Micro Controllers. Interfaces I2C, SPI, USB2.0, CAN, LIN, UART, Ethernet, Memory Interfacing (SDRAM, NAND, NOR, EPPROM), Bluetooth-WIFI Module, Video, Audio, LVDS, GPS Module. Software tools ORCAD 16.6, PSpice, MathCAD, Mentor Graphics -Dx- Designer, MATLAB, Simulink Simscape, SLPS Component Engineering Selection of active and Passive components (like MOSFETs, Transistors, Regulators, inductors etc.) based on their electrical, mechanical, availability and cost parameters Technical Exposure:  To prepare Engineering Specification document, Test plan Test Reports etc.  Good hands on simulation tools like PSpice, Simulink.  Good experience in designing High Voltage switch, Power supplies (LDO, Buck-Boost, DC-DC), Voltage Monitoring circuit.  Good experience in clusters and telematics Projects.  Schematic creation, current-draw analysis, Boot-pin-analysis, micro-processor symbol creation.  Knowledge in EMI/EMC aspects of Board Design.  Involved in Pre Layout and Post Layout Simulation.  To perform worst case analysis, steady state analysis, DC –DC Analysis, frequency sweep analysis, Monte Carlo analysis, transient analysis and design verification.  Knowledge of performing Monte Carlo analysis using Mathcad.  Manage & Optimize Bill of Material (BOM).  Prepared engineering change notice form, hardware repair manual, hardware software interface document.  Provide hardware support to Software team in debugging.  Developed a brushed permanent magnet dc motor (radiator fan) model by analyzing &extracting all required parameters by using curve fitting techniques from very few data provided by client.  Verification of radiator model using matlab scripts.  Performed system level simulation (steady state and transient analysis) of the motor driver circuit with actual radiator fan motor load using Simulink and SLPS.  Good documentation, communication & interpersonal skills.
  • 2.  Signal Integrity Analysis: Experience in Signal Integrity Analysis i.e. ringing, crosstalk, ground bounce, distortion, signal loss, and power supply noise within a Board design. Project Details: 1. Radiator Fan Motor System Level Simulation : Radiator Fan Motor System level Simulation project had the challenges of developing radiator fan motor using Simulink and the driver circuit using PSPICE. After the model verification both the driver circuit and simulink model was interfaced through SLPS tool and finally the steady state and transient analysis was performed. Duration: 3 Months Team Size: 2 o Responsibilities: • Study of the motor and find out the required parameters needed to model. • Analyze the speed - torque and current- torque graph and derive the maximum parameters possible. • Creation of radiator fan motor model using Simulink. • Writing down the equations in Mathcad and generated all necessary graphs then by using curve fitting technique derived few parameters. • Suggested a driver circuit to client. • Creation of motor driver circuit in Pspice (Orcad 16.6). • Interfacing the Simulink motor model and driver circuit using SLPS tool. • After interfacing the actual model steady state and transient analysis was performed. • Prepared the presentation of all the tasks for learning purpose of others. 2. Ford Multi-Function Display: The Multi-Function Display MFD is a hardware multimedia which works on i.MX356 platform. It contains a 4.2 Inch Color-TFT display and an input for the rear video camera. Duration: 1 year Team Size: 6 o Responsibilities: • Designed 4.2 Inch Color-TFT display. • Worked on Hardware requirement development. • Contribution in schematic design and drafting using Mentor graphics- Dx- Designer. • Worked on CAN, LIN, I2C, Video, LCD, Memory (SDRAM, NOR, EPPROM), Analog & Digital Interfaces. • Worked on Power Supply design. • High Voltage switch analysis for TRANSIENTS using PSPICE and MATHCAD. • Worked on current draw analysis for complete project. • Worked on Worst Case analysis for all the interfaces and performed stress analysis for each components of each block. • Preparation of Design Justification document which contains analysis of all the sections involved in the project including circuit simulation using PSPICE and WORST CASE ANALYSIS using Mathcad. • Preparation of hardware software interface document. • BOM creation and optimization based on Cost and RoHS. • Supported on hardware testing. 3. U502 CLUSTER: U502 is instrument cluster with 4.3 Inch Color-TFT display, High speed CAN, Memory Interfacing (SDRAM, SPI FLASH, EPPROM), analog & digital interfaces and analog gauge. Duration: 8 Months Team Size: 2 o Responsibilities: • Designed 4.3 Inch Color-TFT display. • Contribution in schematic design and drafting using Mentor graphics Dx- Designer. • Worked on High Speed CAN, TFT, Memory (SDRAM, SPI FLASH, EPPROM), Analog monitoring, Fuel sender, Digital Interfaces, Lighting Undimmed, Pointer backlighting and gauge backlighting interfaces. • Worked on Power Supply design (LDO, SMPS, and SWITCHED SUPPLY). • High Voltage switch analysis for TRANSIENTS using PSPICE and MATHCAD. • Proposed the design for Fuel Sender block for meeting the requirements. • Prepared the CPP for Fuel Sender block considering all the tolerances for HOT, COLD and NORMAL condition. • The FUEL SENDER CPP was designed to meet the FORD FUEL SENDER accuracy requirements as well as to survive and detect different fault conditions like short to battery, short to ground and open circuit. • Preparation of datasheet, hardware software interface and test plan for FUEL SENDER interface. • Worked on current draw analysis for getting the total load current for all the supplies.
  • 3. • Worked on Worst Case analysis & stress analysis. • Preparation of Design Justification document which contains analysis of all the sections involved in the project including circuit simulation using PSPICE and WORST CASE ANALYSIS using Mathcad. 4. MY14 MAZDA TELEMATICS: The MY14 project is telematics infotainment project based on i.MX6 processor with various interfaces like Bluetooth-Wi-Fi, GPS, Audio, Video, IPOD Authentication, Watchdog &Reset supervisor, CAN, LIN, RS485, LVDS, Analog & Digital interfaces. Duration: 6 Months Team Size: 2 o Responsibilities: • Co-ordinated directly with the onsite coordinator. • Contribution in schematic design and drafting using Mentor graphics Dx- Designer. • Current draw analysis was performed both for normal mode and sleep mode. This analysis gave us the picture of load current on all the supply lines including the battery line. • Performed High voltage switch worst case analysis which included cut-off voltage and transient analysis (LOAD- DUMP) for Mazda pulses. • Performed surge current analysis for High Voltage switch. • Worked on Power Supply design (LDO, buck-converter, Boost converter, Power management IC) • Worked on Worst Case analysis & stress analysis. • Worked on CAN, LIN, Memory, RS485, GPS, LVDS, AUDIO, VIDEO, IPOD, USB, and other analog / digital interfaces. • Prepared the repair manual for entire project. The requirement was to let the technicians know which section to be checked in schematic /Board if any of the listed Tests fails. • Worked on BOOT pin analysis for all signals from processor. • Vehicle connector analysis which involves sneak path analysis, short circuit analysis. • Worked on Voltage level compatibility of signals. 5. HUD-Head up display: The Head-Up Display (HUD) presents vehicle and infotainment information to the driver by creating a virtual image located at the end of the hood. The image will be created by an optical system that uses the lower part of the windshield as the final optical element. Duration: 6 Months Team Size: 3 o Responsibilities: • Co-ordinated directly with the onsite coordinator. • Contribution in schematic design and drafting using Mentor graphics Dx- Designer. • Current draw analysis was performed both for normal mode and sleep mode. • Performed High voltage switch worst case analysis which included cut-off voltage and transient analysis (LOAD- DUMP) for ford pulses. • Performed surge current analysis for High Voltage switch. • Modeling of varistor. • Worked on Power Supply design (LDO, SMPS, Switched Supply) • Worked on Worst Case analysis & stress analysis. • Designed a low Voltage detection circuit. • Worked on Watchdog, High Speed CAN, Memory (EEPROM, DDR3, Serial NOR FLASH), and other analog / digital interfaces. 6. Hardware interface simulation using PSPICE tool: Verification and validation of interfaces circuits for standalone system as well as system to system Interface using PSPICE tool for India based OEM Duration: 4 Months Team Size: 2 o Responsibilities: • Project planning and monitoring • Understanding the interface requirement and specification • Creating a simulation requirement statement for each interface • Schematic Design capture, Design entry • Develop PSPICE Model Libraries • Create and simulate appropriate Input (Voltage, Current source) and Output (LED, Lamp/solenoid loads) • Preparation of simulation and analysis results Academic Qualification:
  • 4. S. No Name of The Examination Name of Institute Name of Board/ University %Age 1 B. E (ECE) (2006-10) University Institute of technology Burdwan BURDWAN 82% 2 Senior Secondary D.A.V Public School ,Dhanbad CBSE 78% 3 Matriculation De-nobili School C.M.R.I, Dhanbad I.C.S.E 83% Accomplishments:  Silver Team Academy award winning team for Infotainment project Personal Details:  D.O.B : 23 March 1988 I hereby solemnly affirm that all the details provided above are true to the best of my knowledge. I shall carry myself in a manner that lends dignity to the organization. Date: 30th Mar 2015 Richa Verma