SlideShare a Scribd company logo
UNIT II
COMBINATIONAL AND SEQUENTIAL CIRCUITS
1
AD8252 - Digital Principles and Computer Organization
Syllabus
Combinational circuits – Adder – Subtractor –
ALU Design – Decoder – Encoder –
Multiplexers – Introduction to Sequential
Circuits – Flip-Flops – Registers – Counters.
2
Combinational Circuits
Combinational Logic Circuits
are memory less digital logic
circuits whose output at any
instant in time depends only on
the combination of its inputs.
3
Adder
4
Rules for binary addition
0 + 0 = 0
0 + 1 = 1
1 + 0 = 1
1 + 1 = 102
5
Half Adder
• The half adder adds two single binary input digits A and B.
• It has two outputs, sum (S) and carry (C).
• The carry signal represents an overflow into the next digit of a multi-digit
addition.
Inputs Outputs
A B Carry Sum
0 0 0 0
1 0 0 1
0 1 0 1
1 1 1 0
6
Half Adder
Inputs Outputs
A B Carry Sum
0 0 0 0
1 0 0 1
0 1 0 1
1 1 1 0
Schematic of Half adder
Logic Circuit of Half adder
7
Full Adder
• A full-adder is a combinational circuit that forms the
arithmetic sum of three input bits
• It consists of 3 inputs and 2 outputs
8
Full Adder
9
Full Adder
Logic Diagram of Full Adder
Subtractor
10
Rules for binary subtraction
0 - 0 = 0
0 - 1 = 1 with 1 borrow
1 - 0 = 1
1 - 1 = 0
11
Half Subtractor
Schematic of Half Subtractor
Logic Circuit of Half Subtractor
12
Full Subtractor
Schematic of Full Subtractor
Logic Circuit of Full Subtractor
13
n-bit adder/Parallel Adder
•Cascade n full adder (FA) blocks to form a n-bit adder.
•Carries propagate or ripple through this cascade, n-bit ripple carry adder.
Carry-in c0 into the LSB position provides a convenient way to
perform subtraction.
14
n-bit subtractor/Parallel subtractor
•Recall A – B is equivalent to adding 2’s complement of B to A.
•2’s complement is equivalent to 1’s complement + 1.
•A – B = A + B + 1
•2’s complement of positive and negative numbers is computed similarly.
15
Parallel Adder/Subtractor
Addition and Subtraction operations can be combined into one circuit with one common binary
adder. This is done by including an exclusive-OR gate with each full adder.
M=0  Circuit acts as Adder
M=1  Circuit acts as Subtractor
M=0  B 0 = B
M=1  B 1 = B
16
Drawback
• Sum and carry of any stage cannot be produced until the input carry occurs.
• This leads to a time delay in addition process.
• This delay is known as Carry Propagation Delay.
• One method of speeding up this process by eliminating inter stage carry delay is
called lookahead-carry addition
17
Carry Look-Ahead Adder
Consider the circuit of full adder
Pi
Gi
Pi = Ai Bi Si = Pi Ci
Gi = Ai Bi Ci+1 = Gi + Pi Ci
4-Stage Carry lookahead adder
C1 = G0 + P0 . C0
C2 = G1 + P1 . C1
C3 = G2 + P2 . C2
C4 = G3 + P3 . C3
• Substituting C1 into C2, then C2 into C3 , then C3 into
C4 yields the expanded equations:
C1 = G0 + P0 . C0
C2 = G1 + P1 (G0 + P0 . C0)
C3 = G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 )
C4 = G3 + P3 . (G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 ))
General form: C i+1 = Gi + Pi Ci
4-Stage Carry lookahead adder
C1 = G0 + P0 . C0
C2 = G1 + P1 . C1
C3 = G2 + P2 . C2
C4 = G3 + P3 . C3
• Substituting C1 into C2, then C2 into C3 , then C3 into
C4 yields the expanded equations:
C1 = G0 + P0 . C0
C2 = G1 + P1 . G0 + P1 . P0 . C0
C3 = G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 )
C4 = G3 + P3 . (G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 ))
General form: C i+1 = Gi + Pi Ci
4- bit Carry-lookahead adder
ALU Design
21
Symbol of ALU
ALU is responsible to perform
the operations in the computer
ALU Design
22
Symbol of ALU

More Related Content

Similar to DPCO-Unit 2-Combinational Circuit.pdf

Parallel Adder_Mul_Mag.pptx
Parallel Adder_Mul_Mag.pptxParallel Adder_Mul_Mag.pptx
Parallel Adder_Mul_Mag.pptx
PreetamKalyaan
 
combinational-circuit.pptx it tis creative study of digital electronics for ...
combinational-circuit.pptx it tis creative study of  digital electronics for ...combinational-circuit.pptx it tis creative study of  digital electronics for ...
combinational-circuit.pptx it tis creative study of digital electronics for ...
RishabhSingh308993
 
combinational-circuit presenmtation .ppt
combinational-circuit presenmtation .pptcombinational-circuit presenmtation .ppt
combinational-circuit presenmtation .ppt
FilibertoMoralesGarc
 
combinational-circuit.ppt
combinational-circuit.pptcombinational-circuit.ppt
combinational-circuit.ppt
ShivamRathod34
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
amudhak10
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
Pavan Mukku
 
combinational circuits dispositivos .ppt
combinational circuits dispositivos .pptcombinational circuits dispositivos .ppt
combinational circuits dispositivos .ppt
FilibertoMoralesGarc
 
Arithmetic micro operations
Arithmetic micro operationsArithmetic micro operations
Arithmetic micro operations
Nitesh Bichwani
 
chapter4-Arithmetic_new.ppt having sums og
chapter4-Arithmetic_new.ppt having sums  ogchapter4-Arithmetic_new.ppt having sums  og
chapter4-Arithmetic_new.ppt having sums og
GauravDaware2
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
TamiratDejene1
 
Logic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptLogic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.ppt
Albin562191
 
Adder and Subtractor
Adder and SubtractorAdder and Subtractor
Adder and Subtractor
Jaydeep Kale
 
Binary Adders.pdf
Binary Adders.pdfBinary Adders.pdf
Binary Adders.pdf
RamKumar612299
 
COA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.pptCOA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.ppt
Ruhul Amin
 
Chapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.pptChapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.ppt
MonirJihad1
 
35th 36th Lecture
35th 36th Lecture35th 36th Lecture
35th 36th Lecture
babak danyal
 
5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt
abhishekchakraborty788933
 
Adder & Subtractor.pptx
Adder & Subtractor.pptxAdder & Subtractor.pptx
Adder & Subtractor.pptx
DrJayanthiVS
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
SanjaiPrasad
 
Lesson Week 1-2.pptx
Lesson Week 1-2.pptxLesson Week 1-2.pptx
Lesson Week 1-2.pptx
ChristineTorrepenida1
 

Similar to DPCO-Unit 2-Combinational Circuit.pdf (20)

Parallel Adder_Mul_Mag.pptx
Parallel Adder_Mul_Mag.pptxParallel Adder_Mul_Mag.pptx
Parallel Adder_Mul_Mag.pptx
 
combinational-circuit.pptx it tis creative study of digital electronics for ...
combinational-circuit.pptx it tis creative study of  digital electronics for ...combinational-circuit.pptx it tis creative study of  digital electronics for ...
combinational-circuit.pptx it tis creative study of digital electronics for ...
 
combinational-circuit presenmtation .ppt
combinational-circuit presenmtation .pptcombinational-circuit presenmtation .ppt
combinational-circuit presenmtation .ppt
 
combinational-circuit.ppt
combinational-circuit.pptcombinational-circuit.ppt
combinational-circuit.ppt
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
 
Unit 4 dica
Unit 4 dicaUnit 4 dica
Unit 4 dica
 
combinational circuits dispositivos .ppt
combinational circuits dispositivos .pptcombinational circuits dispositivos .ppt
combinational circuits dispositivos .ppt
 
Arithmetic micro operations
Arithmetic micro operationsArithmetic micro operations
Arithmetic micro operations
 
chapter4-Arithmetic_new.ppt having sums og
chapter4-Arithmetic_new.ppt having sums  ogchapter4-Arithmetic_new.ppt having sums  og
chapter4-Arithmetic_new.ppt having sums og
 
Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
 
Logic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.pptLogic System Design KTU Chapter-4.ppt
Logic System Design KTU Chapter-4.ppt
 
Adder and Subtractor
Adder and SubtractorAdder and Subtractor
Adder and Subtractor
 
Binary Adders.pdf
Binary Adders.pdfBinary Adders.pdf
Binary Adders.pdf
 
COA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.pptCOA-unit-2-Arithmetic.ppt
COA-unit-2-Arithmetic.ppt
 
Chapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.pptChapter 04 - ALU Operation.ppt
Chapter 04 - ALU Operation.ppt
 
35th 36th Lecture
35th 36th Lecture35th 36th Lecture
35th 36th Lecture
 
5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt5. Arithmaticn combinational Ckt.ppt
5. Arithmaticn combinational Ckt.ppt
 
Adder & Subtractor.pptx
Adder & Subtractor.pptxAdder & Subtractor.pptx
Adder & Subtractor.pptx
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
Lesson Week 1-2.pptx
Lesson Week 1-2.pptxLesson Week 1-2.pptx
Lesson Week 1-2.pptx
 

Recently uploaded

A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
Dr Ramhari Poudyal
 
Unit-III-ELECTROCHEMICAL STORAGE DEVICES.ppt
Unit-III-ELECTROCHEMICAL STORAGE DEVICES.pptUnit-III-ELECTROCHEMICAL STORAGE DEVICES.ppt
Unit-III-ELECTROCHEMICAL STORAGE DEVICES.ppt
KrishnaveniKrishnara1
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
abbyasa1014
 
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
171ticu
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
mamunhossenbd75
 
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball playEric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
enizeyimana36
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
IJECEIAES
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
wisnuprabawa3
 
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
IJECEIAES
 
22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt
KrishnaveniKrishnara1
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
gerogepatton
 
Engine Lubrication performance System.pdf
Engine Lubrication performance System.pdfEngine Lubrication performance System.pdf
Engine Lubrication performance System.pdf
mamamaam477
 
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
ihlasbinance2003
 
Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
bijceesjournal
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
gerogepatton
 
Textile Chemical Processing and Dyeing.pdf
Textile Chemical Processing and Dyeing.pdfTextile Chemical Processing and Dyeing.pdf
Textile Chemical Processing and Dyeing.pdf
NazakatAliKhoso2
 
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdfIron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
RadiNasr
 
Recycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part IIRecycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part II
Aditya Rajan Patra
 

Recently uploaded (20)

A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
Literature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptxLiterature Review Basics and Understanding Reference Management.pptx
Literature Review Basics and Understanding Reference Management.pptx
 
Unit-III-ELECTROCHEMICAL STORAGE DEVICES.ppt
Unit-III-ELECTROCHEMICAL STORAGE DEVICES.pptUnit-III-ELECTROCHEMICAL STORAGE DEVICES.ppt
Unit-III-ELECTROCHEMICAL STORAGE DEVICES.ppt
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
 
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样学校原版美国波士顿大学毕业证学历学位证书原版一模一样
学校原版美国波士顿大学毕业证学历学位证书原版一模一样
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
 
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball playEric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
 
Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...Advanced control scheme of doubly fed induction generator for wind turbine us...
Advanced control scheme of doubly fed induction generator for wind turbine us...
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
New techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdfNew techniques for characterising damage in rock slopes.pdf
New techniques for characterising damage in rock slopes.pdf
 
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
 
22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
 
Engine Lubrication performance System.pdf
Engine Lubrication performance System.pdfEngine Lubrication performance System.pdf
Engine Lubrication performance System.pdf
 
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
5214-1693458878915-Unit 6 2023 to 2024 academic year assignment (AutoRecovere...
 
Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
 
International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
 
Textile Chemical Processing and Dyeing.pdf
Textile Chemical Processing and Dyeing.pdfTextile Chemical Processing and Dyeing.pdf
Textile Chemical Processing and Dyeing.pdf
 
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdfIron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
Iron and Steel Technology Roadmap - Towards more sustainable steelmaking.pdf
 
Recycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part IIRecycled Concrete Aggregate in Construction Part II
Recycled Concrete Aggregate in Construction Part II
 

DPCO-Unit 2-Combinational Circuit.pdf

  • 1. UNIT II COMBINATIONAL AND SEQUENTIAL CIRCUITS 1 AD8252 - Digital Principles and Computer Organization
  • 2. Syllabus Combinational circuits – Adder – Subtractor – ALU Design – Decoder – Encoder – Multiplexers – Introduction to Sequential Circuits – Flip-Flops – Registers – Counters. 2
  • 3. Combinational Circuits Combinational Logic Circuits are memory less digital logic circuits whose output at any instant in time depends only on the combination of its inputs. 3
  • 4. Adder 4 Rules for binary addition 0 + 0 = 0 0 + 1 = 1 1 + 0 = 1 1 + 1 = 102
  • 5. 5 Half Adder • The half adder adds two single binary input digits A and B. • It has two outputs, sum (S) and carry (C). • The carry signal represents an overflow into the next digit of a multi-digit addition. Inputs Outputs A B Carry Sum 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0
  • 6. 6 Half Adder Inputs Outputs A B Carry Sum 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 Schematic of Half adder Logic Circuit of Half adder
  • 7. 7 Full Adder • A full-adder is a combinational circuit that forms the arithmetic sum of three input bits • It consists of 3 inputs and 2 outputs
  • 10. Subtractor 10 Rules for binary subtraction 0 - 0 = 0 0 - 1 = 1 with 1 borrow 1 - 0 = 1 1 - 1 = 0
  • 11. 11 Half Subtractor Schematic of Half Subtractor Logic Circuit of Half Subtractor
  • 12. 12 Full Subtractor Schematic of Full Subtractor Logic Circuit of Full Subtractor
  • 13. 13 n-bit adder/Parallel Adder •Cascade n full adder (FA) blocks to form a n-bit adder. •Carries propagate or ripple through this cascade, n-bit ripple carry adder. Carry-in c0 into the LSB position provides a convenient way to perform subtraction.
  • 14. 14 n-bit subtractor/Parallel subtractor •Recall A – B is equivalent to adding 2’s complement of B to A. •2’s complement is equivalent to 1’s complement + 1. •A – B = A + B + 1 •2’s complement of positive and negative numbers is computed similarly.
  • 15. 15 Parallel Adder/Subtractor Addition and Subtraction operations can be combined into one circuit with one common binary adder. This is done by including an exclusive-OR gate with each full adder. M=0  Circuit acts as Adder M=1  Circuit acts as Subtractor M=0  B 0 = B M=1  B 1 = B
  • 16. 16 Drawback • Sum and carry of any stage cannot be produced until the input carry occurs. • This leads to a time delay in addition process. • This delay is known as Carry Propagation Delay. • One method of speeding up this process by eliminating inter stage carry delay is called lookahead-carry addition
  • 17. 17 Carry Look-Ahead Adder Consider the circuit of full adder Pi Gi Pi = Ai Bi Si = Pi Ci Gi = Ai Bi Ci+1 = Gi + Pi Ci
  • 18. 4-Stage Carry lookahead adder C1 = G0 + P0 . C0 C2 = G1 + P1 . C1 C3 = G2 + P2 . C2 C4 = G3 + P3 . C3 • Substituting C1 into C2, then C2 into C3 , then C3 into C4 yields the expanded equations: C1 = G0 + P0 . C0 C2 = G1 + P1 (G0 + P0 . C0) C3 = G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 ) C4 = G3 + P3 . (G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 )) General form: C i+1 = Gi + Pi Ci
  • 19. 4-Stage Carry lookahead adder C1 = G0 + P0 . C0 C2 = G1 + P1 . C1 C3 = G2 + P2 . C2 C4 = G3 + P3 . C3 • Substituting C1 into C2, then C2 into C3 , then C3 into C4 yields the expanded equations: C1 = G0 + P0 . C0 C2 = G1 + P1 . G0 + P1 . P0 . C0 C3 = G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 ) C4 = G3 + P3 . (G2 + P2 . (G1 + P1 . G0 + P1 . P0 . C0 )) General form: C i+1 = Gi + Pi Ci
  • 21. ALU Design 21 Symbol of ALU ALU is responsible to perform the operations in the computer