SlideShare a Scribd company logo
Designing Memory And
Array Structures
Mr.K.Yogeshwaran KIT-CBE
Introduction
Memories are one of the most useful VLSI building
blocks. One reason for their utility is that memory
arrays can be extremely dense. This density results
from their very regular wiring.
Types of Memories
● SRAM (Static Random-Access Memory)
● DRAM (Dynamic Random-Access Memory)
● ROM (Read-Only Memory)
● Flash Memory
● Emerging Non-volatile Memories (e.g., MRAM, PCM)
Key Memory Design Considerations
● Speed vs. size trade-offs
● Power consumption
● Read and write latencies
● Data integrity and reliability
SRAM Design
SRAM uses a flip-flop circuit to store each data bit.
The circuit delivers two stable states, which are read
as 1 or 0. To support these states, the circuit requires
six transistors, four to store the bit and two to control
access to the cell.
DRAM Design
● Dynamic random access memory (DRAM) is a
type of semiconductor memory that is typically
used for the data or program code needed by a
computer processor to function.
● DRAM is a common type of random access
memory (RAM) that is used in personal computers
(PCs), workstations and servers.
ROM and Flash Memory Design
● Flash memory is a type of non-volatile memory
that can store data even when the power is off.
It is widely used in devices such as smartphones,
cameras, USB drives, and solid-state drives
(SSDs).
● Flash memory is based on the principle of using
electric charges to store bits of information in
cells.
Emerging Non-volatile Memories
Emerging nonvolatile memory technologies such as magnetic
● Random-access memory (MRAM)
● Spin-transfer torque random-access memory (STT-RAM)
● Ferroelectric random-access memory (FeRAM)
● Phase-change memory (PCM)
● Resistive random-access memory (RRAM)
Memory Array Organization
● A memory array is a linear data structure that
stores a collection of similar data types at
contiguous locations in a computer's memory.
● Memory arrays are categorized as one-
dimensional arrays and multiple-dimensional
arrays.
Memory Access Schemes
● Random access
● Serial access
● Pipelined access
Memory Optimization
● VLSI enables the miniaturization, optimization,
and integration of various components and
functions on a single chip, such as logic,
memory, analog, and digital circuits.
● Flash memory is one of the applications of VLSI
technology, as it allows creating high-density, low-
power, and fast memory devices.
APPLICATIONS
● VLSI-based chips are used in routers, modems,
base stations, and network switches to enable
fast and reliable data transmission.
● VLSI technology has had a significant impact on
healthcare, enabling the development of medical
imaging devices, wearable health monitors, and
implantable medical devices
Array Structures
● An array is a group of variables having the same
data type. It can be accessed using an index
value.
● An index is a memory address and the array value
is stored at that address.
Types of Array Structures
● Memory Arrays
● Logic Arrays
● Analog Arrays
● Processor Arrays
● Sensor Arrays
● Memory Hierarchiesa
Memory Arrays
● Memory arrays are built as an array of bit cells,
each of which stores 1 bit of data.
● The each bit cell is connected to a wordline and a
bitline.
● For each combination of address bits, the memory
asserts a single wordline that activates the bit
cells in that row.
Logic Arrays
● The PLA (Programmable Logic Array) has
programmable connections for both AND and OR
arrays.
● So it is the most flexible type of PLD. generate a
product term of the input variables and does not
generate all the minterms as in the ROM.
Analog Arrays
A field-programmable analog array (FPAA) is an
integrated circuit device containing computational
analog blocks (CAB) and interconnects between these
blocks offering field-programmability.
Processor Arrays
● A processor that performs computations on a vast
array of data is known as an array processor.
● Multiprocessors and vector processors are other
terms for array processors.
● It only executes one instruction at a time on an
array of data.
Sensor Arrays
A sensor array is a group of sensors, usually deployed
in a certain geometry pattern, used for collecting and
processing electromagnetic or acoustic signals.
Optimization Techniques
● Optimization consists of three steps viz.
Architectural, Logic level and Gate level
optimization.
● Optimization is based on HDL coding style and
constraints set.

More Related Content

What's hot

Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Architecture of pentium family
Architecture of pentium familyArchitecture of pentium family
Architecture of pentium family
University of Gujrat, Pakistan
 
SRAM
SRAMSRAM
Memory System
Memory SystemMemory System
Memory System
janani thirupathi
 
Flash memory
Flash memoryFlash memory
Flash memory
Sajan Sahu
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
Vinit Raut
 
INTEL 80386 MICROPROCESSOR
INTEL  80386  MICROPROCESSORINTEL  80386  MICROPROCESSOR
INTEL 80386 MICROPROCESSOR
Annies Minu
 
Unit ii.arc of tms320 c5 xx
Unit ii.arc of tms320 c5 xxUnit ii.arc of tms320 c5 xx
SRAM read and write and sense amplifier
SRAM read and write and sense amplifierSRAM read and write and sense amplifier
SRAM read and write and sense amplifierSoumyajit Langal
 
Memory System
Memory SystemMemory System
Memory System
ImranulHasan6
 
Intel Pentium Pro
Intel Pentium ProIntel Pentium Pro
Intel Pentium Pro
Muhtasim Fuad Rafid
 
Unit_1_L1_LPVLSI.ppt
Unit_1_L1_LPVLSI.pptUnit_1_L1_LPVLSI.ppt
Unit_1_L1_LPVLSI.ppt
Ravi Selvaraj
 
System On Chip (SOC)
System On Chip (SOC)System On Chip (SOC)
System On Chip (SOC)Shivam Gupta
 
Avr introduction
Avr introductionAvr introduction
Avr introduction
Anant Shrivastava
 
80486 microprocessor
80486 microprocessor80486 microprocessor
80486 microprocessor
Mihika Shah
 
Centralized shared memory architectures
Centralized shared memory architecturesCentralized shared memory architectures
Centralized shared memory architectures
Gokuldhev mony
 
8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller
abhikalmegh
 
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor Memories
Rahul Bandhe
 
Embedded system design process
Embedded system design processEmbedded system design process
Embedded system design process
RAMESHBABU311293
 

What's hot (20)

Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Architecture of pentium family
Architecture of pentium familyArchitecture of pentium family
Architecture of pentium family
 
SRAM
SRAMSRAM
SRAM
 
Mram
MramMram
Mram
 
Memory System
Memory SystemMemory System
Memory System
 
Flash memory
Flash memoryFlash memory
Flash memory
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
INTEL 80386 MICROPROCESSOR
INTEL  80386  MICROPROCESSORINTEL  80386  MICROPROCESSOR
INTEL 80386 MICROPROCESSOR
 
Unit ii.arc of tms320 c5 xx
Unit ii.arc of tms320 c5 xxUnit ii.arc of tms320 c5 xx
Unit ii.arc of tms320 c5 xx
 
SRAM read and write and sense amplifier
SRAM read and write and sense amplifierSRAM read and write and sense amplifier
SRAM read and write and sense amplifier
 
Memory System
Memory SystemMemory System
Memory System
 
Intel Pentium Pro
Intel Pentium ProIntel Pentium Pro
Intel Pentium Pro
 
Unit_1_L1_LPVLSI.ppt
Unit_1_L1_LPVLSI.pptUnit_1_L1_LPVLSI.ppt
Unit_1_L1_LPVLSI.ppt
 
System On Chip (SOC)
System On Chip (SOC)System On Chip (SOC)
System On Chip (SOC)
 
Avr introduction
Avr introductionAvr introduction
Avr introduction
 
80486 microprocessor
80486 microprocessor80486 microprocessor
80486 microprocessor
 
Centralized shared memory architectures
Centralized shared memory architecturesCentralized shared memory architectures
Centralized shared memory architectures
 
8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller8259 Programmable Interrupt Controller
8259 Programmable Interrupt Controller
 
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor Memories
 
Embedded system design process
Embedded system design processEmbedded system design process
Embedded system design process
 

Similar to Designing memory and array structures.pptx

Introduction-to-4x4-SRAM-Memory-Block.pptx
Introduction-to-4x4-SRAM-Memory-Block.pptxIntroduction-to-4x4-SRAM-Memory-Block.pptx
Introduction-to-4x4-SRAM-Memory-Block.pptx
JaiLegal
 
Internal memory
Internal memoryInternal memory
Internal memory
Riya Choudhary
 
Memory And Storages
Memory And StoragesMemory And Storages
Memory And Storages
Arsalan Qureshi
 
Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworld
Praveen Kumar
 
RAM(Random Access Memory)
RAM(Random Access Memory)RAM(Random Access Memory)
RAM(Random Access Memory)
JaneAlamAdnan
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
Srinivas Naidu
 
DPSD MEMORY DEVICES UNIT memory device 4.pptx
DPSD MEMORY DEVICES UNIT memory device 4.pptxDPSD MEMORY DEVICES UNIT memory device 4.pptx
DPSD MEMORY DEVICES UNIT memory device 4.pptx
Meganath7
 
memories.pptx
memories.pptxmemories.pptx
memories.pptx
Amulyagt1
 
Unit 1 OMT.pptx
Unit 1 OMT.pptxUnit 1 OMT.pptx
Unit 1 OMT.pptx
HarshiMathur1
 
Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)sumanth ch
 
COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5
Dr.MAYA NAYAK
 
Recent advancements in cache technology
Recent advancements in cache technologyRecent advancements in cache technology
Recent advancements in cache technology
Paras Nath Chaudhary
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET Journal
 
unit4 and unit5.pptx
unit4 and unit5.pptxunit4 and unit5.pptx
unit4 and unit5.pptx
bobbyk11
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
kasheen2803
 
Random Access memory.
Random Access memory.Random Access memory.
Random Access memory.
RafiulIslam58
 

Similar to Designing memory and array structures.pptx (20)

Sram pdf
Sram pdfSram pdf
Sram pdf
 
Introduction-to-4x4-SRAM-Memory-Block.pptx
Introduction-to-4x4-SRAM-Memory-Block.pptxIntroduction-to-4x4-SRAM-Memory-Block.pptx
Introduction-to-4x4-SRAM-Memory-Block.pptx
 
Internal memory
Internal memoryInternal memory
Internal memory
 
Memory And Storages
Memory And StoragesMemory And Storages
Memory And Storages
 
Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworld
 
RAM(Random Access Memory)
RAM(Random Access Memory)RAM(Random Access Memory)
RAM(Random Access Memory)
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
 
Memory
MemoryMemory
Memory
 
DPSD MEMORY DEVICES UNIT memory device 4.pptx
DPSD MEMORY DEVICES UNIT memory device 4.pptxDPSD MEMORY DEVICES UNIT memory device 4.pptx
DPSD MEMORY DEVICES UNIT memory device 4.pptx
 
Memorydevices 110602031611-phpapp02
Memorydevices 110602031611-phpapp02Memorydevices 110602031611-phpapp02
Memorydevices 110602031611-phpapp02
 
memories.pptx
memories.pptxmemories.pptx
memories.pptx
 
Unit 1 OMT.pptx
Unit 1 OMT.pptxUnit 1 OMT.pptx
Unit 1 OMT.pptx
 
Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)
 
COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5
 
Recent advancements in cache technology
Recent advancements in cache technologyRecent advancements in cache technology
Recent advancements in cache technology
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
 
unit4 and unit5.pptx
unit4 and unit5.pptxunit4 and unit5.pptx
unit4 and unit5.pptx
 
Memory
MemoryMemory
Memory
 
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEARDIGITAL DESIGNS SLIDES 7 ENGINEERING  2ND YEAR
DIGITAL DESIGNS SLIDES 7 ENGINEERING 2ND YEAR
 
Random Access memory.
Random Access memory.Random Access memory.
Random Access memory.
 

Recently uploaded

一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
zwunae
 
Self-Control of Emotions by Slidesgo.pptx
Self-Control of Emotions by Slidesgo.pptxSelf-Control of Emotions by Slidesgo.pptx
Self-Control of Emotions by Slidesgo.pptx
iemerc2024
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
Kamal Acharya
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
Divyam548318
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
anoopmanoharan2
 
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptxTOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
nikitacareer3
 
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
obonagu
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
heavyhaig
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
Madan Karki
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
camseq
 
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
ssuser7dcef0
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
SyedAbiiAzazi1
 
AIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdfAIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdf
RicletoEspinosa1
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 

Recently uploaded (20)

一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
 
Self-Control of Emotions by Slidesgo.pptx
Self-Control of Emotions by Slidesgo.pptxSelf-Control of Emotions by Slidesgo.pptx
Self-Control of Emotions by Slidesgo.pptx
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
Online aptitude test management system project report.pdf
Online aptitude test management system project report.pdfOnline aptitude test management system project report.pdf
Online aptitude test management system project report.pdf
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
bank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdfbank management system in java and mysql report1.pdf
bank management system in java and mysql report1.pdf
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
 
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptxTOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
TOP 10 B TECH COLLEGES IN JAIPUR 2024.pptx
 
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
原版制作(unimelb毕业证书)墨尔本大学毕业证Offer一模一样
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
Technical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prismsTechnical Drawings introduction to drawing of prisms
Technical Drawings introduction to drawing of prisms
 
spirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptxspirit beverages ppt without graphics.pptx
spirit beverages ppt without graphics.pptx
 
Modelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdfModelagem de um CSTR com reação endotermica.pdf
Modelagem de um CSTR com reação endotermica.pdf
 
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
 
14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application14 Template Contractual Notice - EOT Application
14 Template Contractual Notice - EOT Application
 
AIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdfAIR POLLUTION lecture EnE203 updated.pdf
AIR POLLUTION lecture EnE203 updated.pdf
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 

Designing memory and array structures.pptx

  • 1. Designing Memory And Array Structures Mr.K.Yogeshwaran KIT-CBE
  • 2. Introduction Memories are one of the most useful VLSI building blocks. One reason for their utility is that memory arrays can be extremely dense. This density results from their very regular wiring.
  • 3. Types of Memories ● SRAM (Static Random-Access Memory) ● DRAM (Dynamic Random-Access Memory) ● ROM (Read-Only Memory) ● Flash Memory ● Emerging Non-volatile Memories (e.g., MRAM, PCM)
  • 4. Key Memory Design Considerations ● Speed vs. size trade-offs ● Power consumption ● Read and write latencies ● Data integrity and reliability
  • 5. SRAM Design SRAM uses a flip-flop circuit to store each data bit. The circuit delivers two stable states, which are read as 1 or 0. To support these states, the circuit requires six transistors, four to store the bit and two to control access to the cell.
  • 6. DRAM Design ● Dynamic random access memory (DRAM) is a type of semiconductor memory that is typically used for the data or program code needed by a computer processor to function. ● DRAM is a common type of random access memory (RAM) that is used in personal computers (PCs), workstations and servers.
  • 7. ROM and Flash Memory Design ● Flash memory is a type of non-volatile memory that can store data even when the power is off. It is widely used in devices such as smartphones, cameras, USB drives, and solid-state drives (SSDs). ● Flash memory is based on the principle of using electric charges to store bits of information in cells.
  • 8. Emerging Non-volatile Memories Emerging nonvolatile memory technologies such as magnetic ● Random-access memory (MRAM) ● Spin-transfer torque random-access memory (STT-RAM) ● Ferroelectric random-access memory (FeRAM) ● Phase-change memory (PCM) ● Resistive random-access memory (RRAM)
  • 9. Memory Array Organization ● A memory array is a linear data structure that stores a collection of similar data types at contiguous locations in a computer's memory. ● Memory arrays are categorized as one- dimensional arrays and multiple-dimensional arrays.
  • 10. Memory Access Schemes ● Random access ● Serial access ● Pipelined access
  • 11. Memory Optimization ● VLSI enables the miniaturization, optimization, and integration of various components and functions on a single chip, such as logic, memory, analog, and digital circuits. ● Flash memory is one of the applications of VLSI technology, as it allows creating high-density, low- power, and fast memory devices.
  • 12. APPLICATIONS ● VLSI-based chips are used in routers, modems, base stations, and network switches to enable fast and reliable data transmission. ● VLSI technology has had a significant impact on healthcare, enabling the development of medical imaging devices, wearable health monitors, and implantable medical devices
  • 13. Array Structures ● An array is a group of variables having the same data type. It can be accessed using an index value. ● An index is a memory address and the array value is stored at that address.
  • 14. Types of Array Structures ● Memory Arrays ● Logic Arrays ● Analog Arrays ● Processor Arrays ● Sensor Arrays ● Memory Hierarchiesa
  • 15. Memory Arrays ● Memory arrays are built as an array of bit cells, each of which stores 1 bit of data. ● The each bit cell is connected to a wordline and a bitline. ● For each combination of address bits, the memory asserts a single wordline that activates the bit cells in that row.
  • 16. Logic Arrays ● The PLA (Programmable Logic Array) has programmable connections for both AND and OR arrays. ● So it is the most flexible type of PLD. generate a product term of the input variables and does not generate all the minterms as in the ROM.
  • 17. Analog Arrays A field-programmable analog array (FPAA) is an integrated circuit device containing computational analog blocks (CAB) and interconnects between these blocks offering field-programmability.
  • 18. Processor Arrays ● A processor that performs computations on a vast array of data is known as an array processor. ● Multiprocessors and vector processors are other terms for array processors. ● It only executes one instruction at a time on an array of data.
  • 19. Sensor Arrays A sensor array is a group of sensors, usually deployed in a certain geometry pattern, used for collecting and processing electromagnetic or acoustic signals.
  • 20. Optimization Techniques ● Optimization consists of three steps viz. Architectural, Logic level and Gate level optimization. ● Optimization is based on HDL coding style and constraints set.