SlideShare a Scribd company logo
Counter with Unused
      States
Counters with Unused States

                                   n
• A circuit with n flip-flops has 2 states

• There are occasions when a sequential
  circuit uses fewer than there maximum
  possible number of states. States that
  are not used in specifying the sequential
  circuit are not listed in the stable table.
Counter with Unused States
Unused States
• For example, here is a state table and diagram for
  a counter that repeatedly counts 000, 001, 010,
  100, 101, 110.

   Present State    Next State
   Q2   Q1    Q0   Q2  Q1    Q0
    0    0    0    0    0    1
    0    0    1    0    1    0
    0    1    0    0    1    1
    1    0    0    1    0    0
    1    0    1    1    0    1
    1    1    0    0    0    0
    0    1    1    ?    ?    ?
    1    1    1    ?    ?    ?
Unused States
  • Unused states may be treated as don’t care or
    assigned specific next state
 Present State    Next State    Present State    Next State
 Q2   Q1    Q0   Q2  Q1    Q0   Q2   Q1    Q0   Q2  Q1 Q0
 0     0    0    0    0    1    0     0    0    0    0   1
 0     0    1    0    1    0    0     0    1    0    1   0
 0     1    0    0    1    1    0     1    0    0    1   1
 1     0    0    1    0    0    1     0    0    1    0   0
 1     0    1    1    0    1    1     0    1    1    0   1
 1     1    0    0    0    0    1     1    0    0    0   0
 0     1    1    X    X    X    0     1    1    1    0   0
 1     1    1    X    X    X
                                1     1    1    0    0   0
Ring Counters
• A ring counter is a type of counter composed of a
  circular shift register with only one flip-flop being set
  at any particular time.
• If the output of a shift register is fed back to the
  input. a ring counter results
 • Two types of Ring Counters

 • Straight Ring Counter
 • Switch-Tail Ring Counter or
   Twisted Ring Counter
Straight Ring Counter
• or Overbeck counter connects the output of the last
  shift register to the first shift register input and
  circulates a single one (or zero) bit around the ring.
Straight Ring Counter
• Loading binary 1000 into the ring counter prior to
  shifting yields a viewable pattern. The data pattern
  for a single stage repeats every four clock pulses in
  our 4-stage example
Straight Ring Counter
 • The waveforms for all four stages look the same,
   except for the one clock time delay from one
   stage to the next. See figure below.




       Capable of generating different timing signals
Twisted Ring Counter
           (Johnson Counter)

• The number of state is (or can be) doubled by choosing
  this type of circuit.
• Like a Straight Ring counter a Johnson counter is a
  shift register fed back on its' self.
• If the complement output of a ring counter is fed back
  to the input instead of the true output, a Johnson
  counter results.
Johnson Counter
Johnson Counter
• This "reversed" feedback connection has a profound
  effect upon the behavior of the otherwise similar
  circuits. Circulating a single 1 around a ring counter
  divides the input clock by a factor equal to the
  number of stages. Whereas, a Johnson counter
  divides by a factor equal to twice the number of
  stages. For example, a 4-stage ring counter divides by
  4. A 4-stage Johnson counter divides by 8.
Johnson Counter
• Determine the output pulses for this counter circuit,
  known as a Johnson counter, assuming that all Q
  outputs begin in the low state:
Johnson Counter




  Ans.
Johnson Counter




• The above waveforms illustrates that multi-phase
  square waves are generated by a Johnson counter.
  The 4-stage unit above generates four overlapping
  phases of 50% duty cycle.
Ring Counter
Counter with memes

More Related Content

Similar to Counter with memes

Counters
CountersCounters
Counters
Ketaki_Pattani
 
Computer system architecture 16 counters
Computer system architecture 16 countersComputer system architecture 16 counters
Computer system architecture 16 counters
thearticlenow
 
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
Asif Iqbal
 
MSI Shift Registers
MSI Shift RegistersMSI Shift Registers
MSI Shift Registers
Abhilash Nair
 
Digital Counter Design
 Digital Counter Design Digital Counter Design
Digital Counter Design
GargiKhanna1
 
Basics Counters
Basics Counters Basics Counters
Basics Counters
Danial Mirza
 
dsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptxdsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptx
ssuser1b2fab
 
UNIT-IV.pptx
UNIT-IV.pptxUNIT-IV.pptx
UNIT-IV.pptx
amudhak10
 
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
Heman Pathak
 
Unit4_DE.pptx
Unit4_DE.pptxUnit4_DE.pptx
Unit4_DE.pptx
PriyankaJain98423
 
UNIT - III.pptx
UNIT - III.pptxUNIT - III.pptx
UNIT - III.pptx
amudhak10
 
Counters
CountersCounters
Counters
Abhilash Nair
 
COUNTERS.pptx
COUNTERS.pptxCOUNTERS.pptx
COUNTERS.pptx
SaifURehmanSidhu
 
counters.ppt
counters.pptcounters.ppt
counters.ppt
NarendrakumarAnnadur
 
Chapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdfChapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdf
TamiratDejene1
 
Ade(unit 4) Counters
Ade(unit 4) CountersAde(unit 4) Counters
Ade(unit 4) Counters
ANKITSURWADE
 
digital Counter
digital Counterdigital Counter
digital Counter
shamshad alam
 
Digital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptxDigital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptx
Thapar Institute
 
Presentation on Counters for (Digital Systems Design).pptx
Presentation on Counters for (Digital Systems Design).pptxPresentation on Counters for (Digital Systems Design).pptx
Presentation on Counters for (Digital Systems Design).pptx
Aniruddh70
 

Similar to Counter with memes (20)

Counters
CountersCounters
Counters
 
Computer system architecture 16 counters
Computer system architecture 16 countersComputer system architecture 16 counters
Computer system architecture 16 counters
 
Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4Synchronous Sequential Logic Unit 4
Synchronous Sequential Logic Unit 4
 
MSI Shift Registers
MSI Shift RegistersMSI Shift Registers
MSI Shift Registers
 
Digital Counter Design
 Digital Counter Design Digital Counter Design
Digital Counter Design
 
Basics Counters
Basics Counters Basics Counters
Basics Counters
 
dsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptxdsd-II-unit-III-registers-counters (1).pptx
dsd-II-unit-III-registers-counters (1).pptx
 
UNIT-IV.pptx
UNIT-IV.pptxUNIT-IV.pptx
UNIT-IV.pptx
 
Sequential Circuit
Sequential CircuitSequential Circuit
Sequential Circuit
 
Unit4_DE.pptx
Unit4_DE.pptxUnit4_DE.pptx
Unit4_DE.pptx
 
UNIT - III.pptx
UNIT - III.pptxUNIT - III.pptx
UNIT - III.pptx
 
Counters
CountersCounters
Counters
 
COUNTERS.pptx
COUNTERS.pptxCOUNTERS.pptx
COUNTERS.pptx
 
counters.ppt
counters.pptcounters.ppt
counters.ppt
 
Chapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdfChapter 7_Counters (EEEg4302).pdf
Chapter 7_Counters (EEEg4302).pdf
 
Ade(unit 4) Counters
Ade(unit 4) CountersAde(unit 4) Counters
Ade(unit 4) Counters
 
digital Counter
digital Counterdigital Counter
digital Counter
 
Digital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptxDigital Electronics Unit_4_new.pptx
Digital Electronics Unit_4_new.pptx
 
Presentation on Counters for (Digital Systems Design).pptx
Presentation on Counters for (Digital Systems Design).pptxPresentation on Counters for (Digital Systems Design).pptx
Presentation on Counters for (Digital Systems Design).pptx
 
Project lfsr
Project lfsrProject lfsr
Project lfsr
 

Recently uploaded

National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practicesNational Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
Quotidiano Piemontese
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
SOFTTECHHUB
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
Aftab Hussain
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
KAMESHS29
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
DianaGray10
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Aggregage
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
Pierluigi Pugliese
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Malak Abu Hammad
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
Neo4j
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
Matthew Sinclair
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
Matthew Sinclair
 
GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...
ThomasParaiso2
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
danishmna97
 
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Zilliz
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 

Recently uploaded (20)

National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practicesNational Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
 
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdfUnlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
Unlock the Future of Search with MongoDB Atlas_ Vector Search Unleashed.pdf
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
 
GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...
 
How to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptxHow to Get CNIC Information System with Paksim Ga.pptx
How to Get CNIC Information System with Paksim Ga.pptx
 
Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...Building RAG with self-deployed Milvus vector database and Snowpark Container...
Building RAG with self-deployed Milvus vector database and Snowpark Container...
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 

Counter with memes

  • 2. Counters with Unused States n • A circuit with n flip-flops has 2 states • There are occasions when a sequential circuit uses fewer than there maximum possible number of states. States that are not used in specifying the sequential circuit are not listed in the stable table.
  • 4. Unused States • For example, here is a state table and diagram for a counter that repeatedly counts 000, 001, 010, 100, 101, 110. Present State Next State Q2 Q1 Q0 Q2 Q1 Q0 0 0 0 0 0 1 0 0 1 0 1 0 0 1 0 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 0 0 0 0 1 1 ? ? ? 1 1 1 ? ? ?
  • 5. Unused States • Unused states may be treated as don’t care or assigned specific next state Present State Next State Present State Next State Q2 Q1 Q0 Q2 Q1 Q0 Q2 Q1 Q0 Q2 Q1 Q0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 1 0 0 1 0 0 1 1 0 1 0 0 1 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 X X X 0 1 1 1 0 0 1 1 1 X X X 1 1 1 0 0 0
  • 6. Ring Counters • A ring counter is a type of counter composed of a circular shift register with only one flip-flop being set at any particular time. • If the output of a shift register is fed back to the input. a ring counter results • Two types of Ring Counters • Straight Ring Counter • Switch-Tail Ring Counter or Twisted Ring Counter
  • 7. Straight Ring Counter • or Overbeck counter connects the output of the last shift register to the first shift register input and circulates a single one (or zero) bit around the ring.
  • 8. Straight Ring Counter • Loading binary 1000 into the ring counter prior to shifting yields a viewable pattern. The data pattern for a single stage repeats every four clock pulses in our 4-stage example
  • 9. Straight Ring Counter • The waveforms for all four stages look the same, except for the one clock time delay from one stage to the next. See figure below. Capable of generating different timing signals
  • 10. Twisted Ring Counter (Johnson Counter) • The number of state is (or can be) doubled by choosing this type of circuit. • Like a Straight Ring counter a Johnson counter is a shift register fed back on its' self. • If the complement output of a ring counter is fed back to the input instead of the true output, a Johnson counter results.
  • 12. Johnson Counter • This "reversed" feedback connection has a profound effect upon the behavior of the otherwise similar circuits. Circulating a single 1 around a ring counter divides the input clock by a factor equal to the number of stages. Whereas, a Johnson counter divides by a factor equal to twice the number of stages. For example, a 4-stage ring counter divides by 4. A 4-stage Johnson counter divides by 8.
  • 13. Johnson Counter • Determine the output pulses for this counter circuit, known as a Johnson counter, assuming that all Q outputs begin in the low state:
  • 15. Johnson Counter • The above waveforms illustrates that multi-phase square waves are generated by a Johnson counter. The 4-stage unit above generates four overlapping phases of 50% duty cycle.