Successfully reported this slideshow.
We use your LinkedIn profile and activity data to personalize ads and to show you more relevant ads. You can change your ad preferences anytime.

System on Chip (SoC) for mobile phones


Published on

These slides use concepts (e.g., scaling) from my (Jeff Funk) course entitled analyzing hi-tech opportunities to look at how reductions in the feature sizes for integrated circuits (ICs) are enabling increases in the functionality of IC chips and thus the placements of larger systems on them. In turn, these increases in functionality of ICs are enabling increases in the functionality of mobile phones while at the same time creating new challenges for IC and mobile phone suppliers.

Published in: Business, Technology

System on Chip (SoC) for mobile phones

  1. 1. System On Chip (for mobile devices) Heng Sin Wei Adrian (A0082006U) Kong Yeng Hong (A0082260N) Chris Goh Chee Peng JasonLiu Chaofeng (A0077117E) Koh Sheng Fa (A0082015U) (A0082016R)
  2. 2. Scope
  3. 3. A way of life, in mobile devices
  4. 4. Requirements of a Smart phone andTablet for the savvy user Games, music, video • intense graphics and sound • Powerful processing Internet surfing/email • Good aspect ratio for a mobile device. • (gyro, capacitive touch for zooming) • Wifi, 3g, 4g capability. GPS • Requires GPS chip and Compass. Cameras and Video cam • Good image processing module Mobile health monitoring • Requires bio electronics IC General • Antenna • Power control
  5. 5. But how do we integrate all requirements? Smartphone - Galaxy S2 Future!! ! Early mobile phones - Ericsson SoCDSP, Microprocessor and Memoryare all integrated into a single SoC!
  6. 6. Moore’s LawMore than just transistors?
  7. 7. Scope
  8. 8. What is System on Chip (SoC)?• A complex IC that integrates the major functional elements into a single chip or chipset. • programmable processor • on-chip memory • accelerating function hardware • both hardware and software • analog components • opto/microelectronic mechanical system• Benefits of SoC • Reduce overall system cost • Increase performance • Lower power consumption • Reduce size
  9. 9. Technology Paradigm Basic Method of Technology Basic Paradigm Improvements within Technology Paradigm Chips on Board Mounting of IC chips Substituting different (COB) directly on PCBs materials to reducing interconnect delays System in Package Stacked chips or Improving performance (SIP) packages for and power efficiency by reduced form factor short direct connection channels System on Chip Complete system on Reducing form factor, (SOC) a chip power consumption, heat dissipation, analog mixed signal integration
  10. 10. Comparison of COB, SIP & SOC COB SIP SOC Performance (Speed, Power, W M B Frequency) Form Factor W M B Signal process packing density W M B Cost in volume W M B Thermal dissipation B W M Functionality W M B
  11. 11. Why SoC?• Basedon the comparison above, SOC poses more potential• Howeverin certain cases, the IC industry may leverage on both technology to advance.• Ourteam felt that although currently both tech are complementing each other but SOC will be the ultimate goal!
  12. 12. •Current Mobile SOCs Performance OMAP 5 Exynos S5 Tegra 3 5450 OMAP 4 Exynos S4 5250 OMAP 3 Exynos S3 Tegra 2 4412 OMAP 2 Exynos 4210 S2 OMAP 1 Exynos S1 Tegra 3110 APX Texas Samsung Qualcom NVIDIA Instrument Exynos m Tegra OMAP series Snapdrago n
  13. 13. Scope
  14. 14. SoC Challenges Transistor Size Transistor Density Process Size Mixed Performance Power Cost Signal requirement issue Complexity
  15. 15. Current Limits of SoC-Performance • Endless Performance Required Current Requirement Processing Processing Multimedia: Many codecs for • image/audio/video Performance Performance • Networking: Diverse and complicated standards • Wireless: Many new and existing wireless standard • Current processing performance is not able to meet current needs.
  16. 16. Current Limits of SoC-Power • With the processor speed remaining constant • Smaller chip = Poorer power eff. • As the processor speed increases, power consumption increases at a higher rate
  17. 17. Limited Battery Improvement • Power Increase vs. Battery Improvement Year 2001 2004 2007 2010 2013 2016Feature Size(nm) 130 90 65 45 32 22Dynamic Power Reduction(X) 0 1.5 2.5 4.0 7.0 20Stand-by Power Reduction(X) 2 6 15 30 150 800[ITRS 2001] • Cellular Phone Talk Time : about 12Hrs Standby : about 1 month Smaller Volumetric Energy Fuel Cell Lighter 800 Density(Whr/L) • Cellular Phone Talk Time : 2Hrs ~ 4Hrs 600 Standby : about 1 week Only 4~5 X improvement 400 Li-Ion / Polymer In Battery lifetime! NI-MH 200 100 200 300 400 500 600 700 800 900 Gravimetric Energy Density(Whr/Kg)
  18. 18. Current Limits of SoC- Cost  Higher NRE as Size decreases
  19. 19. Current Limits of SoC- Cost  Software cost exceeds Hardware cost when size decreases
  20. 20. Current Limits of SoC • Some Mixed Signals Challenges • Design considerations of analog devices differs from digital devices • Process geometry size shrinks, analog gets bigger • Need to be compensated for by increasing sizes of transistors, capacitors and resistors used. • Lower levels of predictability • Parasitics capacitance and resistance less predictable • Parasitics • Noise issue
  21. 21. Current Limits of SoC• Mixed Signals• Integrating audio codecs in SoC for smartphones and tablets At 28nm process technology, wafer costs are significantly higher than 65 nm. (~40% higher) 40% Unlike digital circuits, analog circuits do not scale in accordance to Moore’s law. Eg: Scaling limitations of analog audio codec 1) Active amplifiers and resistive ladders 1) Reducing area of device negatively impacts the device matching characteristics 2) Data converters 1) Noise level in switched capacitor circuits is inversely proportional to the capacitance. 2) Supply voltage drop as process becomes smaller. • In order to maintain dynamic range, area and capacitance need to increase 3) Output drivers 1) Size of output devices will not scale with process technology 20% • Large output current must be delivered with low distortion.
  22. 22. Scope
  23. 23. •Multi-Cores for improvements toCPU performance Multi-Core Lesser Leakage current Less Power Consumption •Hyper threading to process tasks in parallel Lesser Heat Loss •Easier to turn off entire CPU for power-savingsPerformance Hyper-Threading •Switch between CPU for temperature Single management Core High Power Consumption Heat Loss High Leakage Current Frequency
  24. 24. Pushing the envelope of CPU Performance
  25. 25. Difference between CPU/GPU CPU GPU General processing Iterative processing of huge data Few cores Hundreds of cores Process a few threads Thousands of threads simultaneouly Less Power efficient More power efficient Lesser floating point cores More floating point cores Lesser FLOPS MoreFLOPs
  26. 26. Graphics Processing Unit (GPU) TI Omap Power VR GPU Improvements 12 10 Performance(X) 8 6 4 2 0 Omap 3 Omap 4 Omap 5 TI Omap PowerVR GPU Nvidia UL Geforce GPU •Brand masters Improvements Improving GPU to 3.5 achieve Graphic performance that 3Performance(X) 2.5 2 1.5 might rival that of 1 console games or 0.5 0 PC Tegra 2 Tegra 3
  27. 27. The size advantage Cheaper More yieldSmaller size Production per wafer Costs Flexibility of form factor
  28. 28. PowerMost dominant Processor in Smartphone SoC (over 95% market share)– ARM A need for efficient Power Management in SoC!!!
  29. 29. Power Saving vs Abstraction Layers Design Time SoC need faster Time to Market System/Algorithm/Architecture have a large potential!
  30. 30. Power Saving via Architecture DesignUsing Secondary CPU SoC Main Secondary CPU CPU (CPU A) (CPU B) Secondary CPU to handle all the “low-power” tasks like running the operating system in sleep mode, checking emails and notification, and keeping the system alive when you are reading a book, playing media files.Asynchronous Symmetrical Multi-Processor system(aSMP) Independent clock and voltage: aSMP allows each CPU to run at the appropriate frequency & voltage depending on the workload executed
  31. 31. Semiconductor Manufacturing Technology
  32. 32. Economies of ScaleMobile SoC Brand Utilizing Smartphone Utilizing Tablets HTC Vivid HTC Amaze 4GQualcomm HTC Sensation HTC Jetstream HTCSnapdragon S3 HTC EVO 3D HTC Rezound HTC Rhyme LG Nitro HD LG LG Optimus LTE LU6200 LG Spectrum Samsung Galaxy S II Samsung Galaxy S II LTE Samsung Samsung Galaxy S II Skyrocket Samsung Galaxy Tab 8.9 Samsung Galaxy Note Samsung Galaxy S Blaze 4G Asus Asus Eee Pad Memo Sony Xperia Ion Sony Sony Xperia S Huawei Mediapad T-Mobile myTouch 4G Slide Le Pan II Others Xiaomi MI-One Pantech Element ZTE Optik T-mobile Springboard Tablet Toshiba Toshiba AT270
  33. 33. Potential in Mixed Signals• Supply voltage restrictions on output driver performance • At 28 nm process technology, most SoC will migrate to 1.8 V I/O transistors. • Will cause output voltage swing to drop to 0.54 Vrms which will limit the performance of the headphone. (From 40mW to 12mW) • Solution: • Tap into 3.3V supply used for the USB interface. • Generate 3.3V supply with a charge pump that takes the existing 1.8V supply and creates a negative 1.8V supply
  34. 34. Potential in Mixed Signals• Moving analog functionality into digital domain • To increase the percentage of circuitry that follows Moore’s law and reduce the percentage of circuitry that has limited scaling. • Moving signal controls like volume, mixing and switching to the digital domain. • Digital-centric architectures where signal processing is executed in digital blocks.
  35. 35. Scope
  36. 36. Future of SoCMarket segment due to SoC • Semiconductor Industry • Software industry • Consumer products
  37. 37. Future of SoC