SlideShare a Scribd company logo
1 of 45
Download to read offline
Register Transfer & -operations

1

REGISTER TRANSFER AND MICROOPERATIONS
• Register Transfer Language
• Register Transfer
• Bus and Memory Transfers
• Arithmetic Microoperations
• Logic Microoperations

• Shift Microoperations
• Arithmetic Logic Shift Unit

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

2

SIMPLE DIGITAL SYSTEMS
• Combinational and sequential circuits (learned in Chapters 1 and 2)
can be used to create simple digital systems.

• These are the low-level building blocks of a digital computer.
• Simple digital systems are frequently characterized in terms of
– the registers they contain, and
– the operations that they perform.

• Typically,
– What operations are performed on the data in the registers
– What information is passed between registers

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

3

Register Transfer Language

MICROOPERATIONS (1)
• The operations on the data in registers are called
microoperations.
• The functions built into registers are examples of
microoperations
–
–
–
–
–

Shift
Load
Clear
Increment
…

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

4

Register Transfer Language

MICROOPERATION (2)
An elementary operation performed (during
one clock pulse), on the information stored
in one or more registers

Registers
(R)

ALU
(f)

1 clock cycle

R  f(R, R)
f: shift, load, clear, increment, add, subtract, complement,
and, or, xor, …
Computer Organization

Computer Architectures Lab
Register Transfer & -operations

5

Register Transfer Language

ORGANIZATION OF A DIGITAL SYSTEM
• Definition of the (internal) organization of a computer
- Set of registers and their functions
- Microoperations set
Set of allowable microoperations provided
by the organization of the computer

- Control signals that initiate the sequence of
microoperations (to perform the functions)

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

6

Register Transfer Language

REGISTER TRANSFER LEVEL
• Viewing a computer, or any digital system, in this way is
called the register transfer level
• This is because we’re focusing on
– The system’s registers
– The data transformations in them, and
– The data transfers between them.

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

7

Register Transfer Language

REGISTER TRANSFER LANGUAGE
• Rather than specifying a digital system in words, a specific
notation is used, register transfer language

• For any function of the computer, the register transfer
language can be used to describe the (sequence of)
microoperations
• Register transfer language
– A symbolic language
– A convenient tool for describing the internal organization of digital
computers
– Can also be used to facilitate the design process of digital systems.

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

8

Register Transfer Language

DESIGNATION OF REGISTERS
• Registers are designated by capital letters, sometimes
followed by numbers (e.g., A, R13, IR)
• Often the names indicate function:
– MAR
– PC
– IR

- memory address register
- program counter
- instruction register

• Registers and their contents can be viewed and represented in
various ways
– A register can be viewed as a single entity:

MAR
– Registers may also be represented showing the bits of data they contain

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

9

Register Transfer Language

DESIGNATION OF REGISTERS
• Designation of a register
- a register
- portion of a register
- a bit of a register

• Common ways of drawing the block diagram of a register
Showing individual bits

Register

R1
15

0

R2
Numbering of bits

Computer Organization

7

6

5

15

4

3

2

1

8 7

PC(H)

0
0

PC(L)

Subfields

Computer Architectures Lab
Register Transfer & -operations

10

Register Transfer

REGISTER TRANSFER
• Copying the contents of one register to another is a register
transfer

• A register transfer is indicated as
R2  R1

– In this case the contents of register R2 are copied (loaded) into
register R1
– A simultaneous transfer of all bits from the source R1 to the
destination register R2, during one clock pulse
– Note that this is a non-destructive; i.e. the contents of R1 are not
altered by copying (loading) them to R2

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

11

Register Transfer

REGISTER TRANSFER
• A register transfer such as
R3  R5
Implies that the digital system has
– the data lines from the source register (R5) to the destination
register (R3)
– Parallel load in the destination register (R3)
– Control lines to perform the action

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

12

Register Transfer

CONTROL FUNCTIONS
• Often actions need to only occur if a certain condition is true
• This is similar to an “if” statement in a programming language
• In digital systems, this is often done via a control signal, called
a control function
– If the signal is 1, the action takes place

• This is represented as:
P: R2  R1
Which means “if P = 1, then load the contents of register R1 into
register R2”, i.e., if (P = 1) then (R2  R1)

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

13

Register Transfer

HARDWARE IMPLEMENTATION OF CONTROLLED TRANSFERS
Implementation of controlled transfer
P: R2 R1

Block diagram

Control
Circuit

Load

P

R2

Clock
n

R1

t

Timing diagram

t+1

Clock
Load
Transfer occurs here

• The same clock controls the circuits that generate the control function
and the destination register
• Registers are assumed to use positive-edge-triggered flip-flops

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

14

Register Transfer

SIMULTANEOUS OPERATIONS
• If two or more operations are to occur
simultaneously, they are separated with commas
P: R3  R5, MAR  IR
• Here, if the control function P = 1, load the contents
of R5 into R3, and at the same time (clock), load the
contents of register IR into register MAR

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

15

Register Transfer

BASIC SYMBOLS FOR REGISTER TRANSFERS

Symbols
Capital letters
& numerals
Parentheses ()
Arrow



Colon :
Comma ,

Description

Examples

Denotes a register

MAR, R2

Denotes a part of a register

R2(0-7), R2(L)

Denotes transfer of information

R2  R1

Denotes termination of control function
Separates two micro-operations

P:
A  B, B  A

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

16

Register Transfer

CONNECTING REGISTRS
• In a digital system with many registers, it is impractical to
have data and control lines to directly allow each register
to be loaded with the contents of every possible other
registers
• To completely connect n registers  n(n-1) lines
• O(n2) cost
– This is not a realistic approach to use in a large digital system

• Instead, take a different approach
• Have one centralized set of circuits for data transfer – the
bus
• Have control circuits to select which register is the source,
and which is the destination

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

17

Bus and Memory Transfers

BUS AND BUS TRANSFER
Bus is a path(of a group of wires) over which information is
transferred, from any of several sources to any of several destinations.
From a register to bus: BUS  R
Register A

Register B

Register C

Register D

Bus lines

Register A
1 2 3 4

Register B
1 2 3 4

B1 C1 D 1

0

4 x1
MUX

Register C
1 2 3 4

B2 C2 D 2

0

4 x1
MUX

Register D
1 2 3 4

B3 C3 D 3

0

4 x1
MUX

B4 C4 D 4

0

4 x1
MUX

x
select
y

4-line bus

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

18

Bus and Memory Transfers

TRANSFER FROM BUS TO A DESTINATION REGISTER
Bus lines

Reg. R0

Reg. R1

Reg. R2

D 0 D1 D2 D 3
2x4
Decoder

z
Select
w

Load

Reg. R3

E (enable)

Three-State Bus Buffers
Output Y=A if C=1
High-impedence if C=0

Normal input A
Control input C

Bus line with three-state buffers

Bus line for bit 0

A0
B0
C0
D0

Select
Enable
Computer Organization

S0
S1

0
1
2
3
Computer Architectures Lab
Register Transfer & -operations

19

Bus and Memory Transfers

BUS TRANSFER IN RTL
• Depending on whether the bus is to be mentioned
explicitly or not, register transfer can be indicated as
either
R2 R1
or

BUS R1, R2  BUS
• In the former case the bus is implicit, but in the latter, it is
explicitly indicated

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

20

Bus and Memory Transfers

MEMORY (RAM)
• Memory (RAM) can be thought as a sequential circuits
containing some number of registers
• These registers hold the words of memory
• Each of the r registers is indicated by an address
• These addresses range from 0 to r-1
• Each register (word) can hold n bits of data
• Assume the RAM contains r = 2k words. It needs the
following
–
–
–
–
–

n data input lines
n data output lines
k address lines
A Read control line
A Write control line

data input lines
n
address lines

k
Read

RAM
unit

Write
n
data output lines
Computer Organization

Computer Architectures Lab
Register Transfer & -operations

21

Bus and Memory Transfers

MEMORY TRANSFER
• Collectively, the memory is viewed at the register level as
a device, M.
• Since it contains multiple locations, we must specify
which address in memory we will be using
• This is done by indexing memory references

• Memory is usually accessed in computer systems by
putting the desired address in a special register, the
Memory Address Register (MAR, or AR)
• When memory is accessed, the contents of the MAR get
sent to the memory unit’s address lines
M
AR

Data out
Computer Organization

Read

Memory
unit

Write
Data in
Computer Architectures Lab
Register Transfer & -operations

22

Bus and Memory Transfers

MEMORY READ

• To read a value from a location in memory and load it into
a register, the register transfer language notation looks
like this:
R1  M[MAR]

• This causes the following to occur
– The contents of the MAR get sent to the memory address lines
– A Read (= 1) gets sent to the memory unit
– The contents of the specified address are put on the memory’s
output data lines
– These get sent over the bus to be loaded into register R1

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

23

Bus and Memory Transfers

MEMORY WRITE

• To write a value from a register to a location in memory
looks like this in register transfer language:
M[MAR]  R1
• This causes the following to occur
– The contents of the MAR get sent to the memory address lines
– A Write (= 1) gets sent to the memory unit
– The values in register R1 get sent over the bus to the data input lines
of the memory
– The values get loaded into the specified address in the memory

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

24

Bus and Memory Transfers

SUMMARY OF R. TRANSFER MICROOPERATIONS
A B

Transfer content of reg. B into reg. A

AR DR(AD)

Transfer content of AD portion of reg. DR into reg. AR

A  constant

Transfer a binary constant into reg. A

 R1,
R2 ABUS
ABUS

Transfer content of R1 into bus A and, at the same time,

AR
DR
M[R]
M

transfer content of bus A into R2
Address register
Data register
Memory word specified by reg. R
Equivalent to M[AR]

DR  M
M  DR

Computer Organization

Memory read operation: transfers content of
memory word specified by AR into DR
Memory write operation: transfers content of
DR into memory word specified by AR

Computer Architectures Lab
Register Transfer & -operations

25

Arithmetic Microoperations

MICROOPERATIONS

• Computer system microoperations are of four types:
- Register transfer microoperations
- Arithmetic microoperations
- Logic microoperations
- Shift microoperations

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

26

Arithmetic Microoperations

ARITHMETIC MICROOPERATIONS
• The basic arithmetic microoperations are
–
–
–
–

Addition
Subtraction
Increment
Decrement

• The additional arithmetic microoperations are
–
–
–
–

Add with carry
Subtract with borrow
Transfer/Load
etc. …

Summary of Typical Arithmetic Micro-Operations
R3  R1 + R2
R3  R1 - R2
R2  R2’
R2  R2’+ 1
R3  R1 + R2’+ 1
R1  R1 + 1
R1  R1 - 1
Computer Organization

Contents of R1 plus R2 transferred to R3
Contents of R1 minus R2 transferred to R3
Complement the contents of R2
2's complement the contents of R2 (negate)
subtraction
Increment
Decrement
Computer Architectures Lab
Register Transfer & -operations

27

Arithmetic Microoperations

BINARY ADDER / SUBTRACTOR / INCREMENTER
B3

A3

Binary Adder

C3

FA

C4

B2

A2
C2

FA

S3

B1

A1
C1

FA

S2

B0

A0
C0

FA

S1

S0

Binary Adder-Subtractor
B3

A3

B2

A2

B1

A1

B0

A0

M

C3

FA

C4

Binary Incrementer

S3

S2

A3

y

HA

C4

Computer Organization

S

S3

y

HA
S

S2

C0

FA

S0

A1

x
C

C1

FA

S1

A2

x
C

C2

FA

A0

x

y

HA
C

S

S1

1

x

y

HA
C

S

S0

Computer Architectures Lab
Register Transfer & -operations

28

Arithmetic Microoperations

ARITHMETIC CIRCUIT
Cin
S1
S0
A0

X0
S1
S0
0 4x1
1 MUX
2
3

A1
S1
S0
0 4x1
1 MUX
2
3

A2
S1
S0
0 4x1
1 MUX
2
3

A3
S1
S0
0 4x1
1 MUX
2
3

B3
0

Computer Organization

C1
D1

FA
Y1

C2

C2
D2

FA
Y2

C3

X3

B2

Cin
0
1
0
1
0
1
0
1

C1

X2

B1

S0
0
0
1
1
0
0
1
1

D0

FA
Y0

X1

B0

S1
0
0
0
0
1
1
1
1

C0

C3
D3

FA
Y3

C4
Cout

1

Y
B
B
B’
B’
0
0
1
1

Output
D=A+B
D=A+B+1
D = A + B’
D = A + B’+ 1
D=A
D=A+1
D=A-1
D=A

Microoperation
Add
Add with carry
Subtract with borrow
Subtract
Transfer A
Increment A
Decrement A
Transfer A

Computer Architectures Lab
Register Transfer & -operations

29

Logic Microoperations

LOGIC MICROOPERATIONS
• Specify binary operations on the strings of bits in registers
– Logic microoperations are bit-wise operations, i.e., they work on the
individual bits of data
– useful for bit manipulations on binary data
– useful for making logical decisions based on the bit value

• There are, in principle, 16 different logic functions that can
be defined over two binary input variables
A
0
0
1
1

B F0
0 0
1 0
0 0
1 0

F1
0
0
0
1

F2 … F13
0 … 1
0 … 1
1 … 0
0 … 1

F14
1
1
1
0

F15
1
1
1
1

• However, most systems only implement four of these
– AND (), OR (), XOR (), Complement/NOT

• The others can be created from combination of these

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

30

Logic Microoperations

LIST OF LOGIC MICROOPERATIONS
• List of Logic Microoperations
- 16 different logic operations with 2 binary vars.
n
- n binary vars → 2 2 functions

• Truth tables for 16 functions of 2 variables and the
corresponding 16 logic micro-operations
x 0011
y 0101
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
Computer Organization

Boolean
Function
F0 = 0
F1 = xy
F2 = xy'
F3 = x
F4 = x'y
F5 = y
F6 = x  y
F7 = x + y
F8 = (x + y)'
F9 = (x  y)'
F10 = y'
F11 = x + y'
F12 = x'
F13 = x' + y
F14 = (xy)'
F15 = 1

MicroName
Operations
F0
Clear
FAB
AND
F  A  B’
FA
Transfer A
F  A’ B
FB
Transfer B
FAB
Exclusive-OR
FAB
OR
F  A  B)’
NOR
F  (A  B)’ Exclusive-NOR
F  B’
Complement B
FAB
F  A’
Complement A
F  A’ B
F  (A  B)’
NAND
F  all 1's
Set to all 1's
Computer Architectures Lab
Register Transfer & -operations

31

Logic Microoperations

HARDWARE IMPLEMENTATION OF LOGIC MICROOPERATIONS
Ai
Bi

0
1

4X1
MUX

Fi

2
3 Select
S1
S0

Function table
S1
0
0
1
1

S0
0
1
0
1

Computer Organization

Output
F=AB
F = AB
F=AB
F = A’

-operation
AND
OR
XOR
Complement

Computer Architectures Lab
Register Transfer & -operations

32

Logic Microoperations

APPLICATIONS OF LOGIC MICROOPERATIONS
• Logic microoperations can be used to manipulate individual
bits or a portions of a word in a register

• Consider the data in a register A. In another register, B, is bit
data that will be used to modify the contents of A
–
–
–
–
–
–
–
–

Selective-set
Selective-complement
Selective-clear
Mask (Delete)
Clear
Insert
Compare
...

Computer Organization

AA+B
AAB
A  A • B’
AA•B
AAB
A  (A • B) + C
AAB

Computer Architectures Lab
Register Transfer & -operations

33

Logic Microoperations

SELECTIVE SET

• In a selective set operation, the bit pattern in B is used to set
certain bits in A
1100
1010
1110

At
B
At+1

(A  A + B)

• If a bit in B is set to 1, that same position in A gets set to 1,
otherwise that bit in A keeps its previous value

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

34

Logic Microoperations

SELECTIVE COMPLEMENT

• In a selective complement operation, the bit pattern in B is
used to complement certain bits in A
1100
1010

At
B

0110

At+1

(A  A  B)

• If a bit in B is set to 1, that same position in A gets
complemented from its original value, otherwise it is
unchanged

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

35

Logic Microoperations

SELECTIVE CLEAR

• In a selective clear operation, the bit pattern in B is used to
clear certain bits in A
1100
1010

At
B

0100

At+1

(A  A  B’)

• If a bit in B is set to 1, that same position in A gets set to 0,
otherwise it is unchanged

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

36

Logic Microoperations

MASK OPERATION

• In a mask operation, the bit pattern in B is used to clear
certain bits in A
1100
1010

At
B

1000

At+1

(A  A  B)

• If a bit in B is set to 0, that same position in A gets set to 0,
otherwise it is unchanged

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

37

Logic Microoperations

CLEAR OPERATION

• In a clear operation, if the bits in the same position in A and
B are the same, they are cleared in A, otherwise they are set
in A
1100
1010

At
B

0110

At+1

Computer Organization

(A  A  B)

Computer Architectures Lab
Register Transfer & -operations

38

Logic Microoperations

INSERT OPERATION
• An insert operation is used to introduce a specific bit pattern
into A register, leaving the other bit positions unchanged
• This is done as
– A mask operation to clear the desired bit positions, followed by
– An OR operation to introduce the new bits into the desired
positions
– Example
» Suppose you wanted to introduce 1010 into the low order
four bits of A:
1101 1000 1011 0001 A (Original)
1101 1000 1011 1010 A (Desired)

» 1101
1111
1101
0000
1101

Computer Organization

1000
1111
1000
0000
1000

1011
1111
1011
0000
1011

0001
0000
0000
1010
1010

A (Original)
Mask
A (Intermediate)
Added bits
A (Desired)

Computer Architectures Lab
Register Transfer & -operations

39

Shift Microoperations

SHIFT MICROOPERATIONS
• There are three types of shifts
– Logical shift
– Circular shift
– Arithmetic shift

• What differentiates them is the information that goes into
the serial input
• A right shift operation
Serial
input

• A left shift operation

Computer Organization

Serial
input

Computer Architectures Lab
Register Transfer & -operations

40

Shift Microoperations

LOGICAL SHIFT
• In a logical shift the serial input to the shift is a 0.

• A right logical shift operation:
0

• A left logical shift operation:
0

• In a Register Transfer Language, the following notation is used
– shl
for a logical shift left
– shr
for a logical shift right
– Examples:
» R2  shr R2
» R3  shl R3
Computer Organization

Computer Architectures Lab
Register Transfer & -operations

41

Shift Microoperations

CIRCULAR SHIFT
• In a circular shift the serial input is the bit that is shifted out of
the other end of the register.

• A right circular shift operation:

• A left circular shift operation:

• In a RTL, the following notation is used
– cil
for a circular shift left
– cir
for a circular shift right
– Examples:
» R2  cir R2
» R3  cil R3
Computer Organization

Computer Architectures Lab
Register Transfer & -operations

42

Shift Microoperations

ARITHMETIC SHIFT
• An arithmetic shift is meant for signed binary numbers
(integer)
• An arithmetic left shift multiplies a signed number by two
• An arithmetic right shift divides a signed number by two
• The main distinction of an arithmetic shift is that it must keep
the sign of the number the same as it performs the
multiplication or division
• A right arithmetic shift operation:
sign
bit

• A left arithmetic shift operation:
0
sign
bit

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

43

Shift Microoperations

ARITHMETIC SHIFT
• An left arithmetic shift operation must be checked for the
overflow
0
sign
bit

V

Before the shift, if the leftmost two
bits differ, the shift will result in an
overflow

• In a RTL, the following notation is used
– ashl
for an arithmetic shift left
– ashr
for an arithmetic shift right
– Examples:
» R2  ashr R2
» R3  ashl R3

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

44

Shift Microoperations

HARDWARE IMPLEMENTATION OF SHIFT MICROOPERATIONS

Serial
input (IR)

0 for shift right (down)
Select 1 for shift left (up)

S
0
1

MUX

H0

MUX

H1

MUX

H2

MUX

H3

A0
A1

S

A2

0
1

A3

S
0
1

S
0
1
Serial
input (IL)

Computer Organization

Computer Architectures Lab
Register Transfer & -operations

45

Shift Microoperations

ARITHMETIC LOGIC SHIFT UNIT
S3
S2
S1
S0

Ci

Arithmetic D i
Circuit
Select
0
1
2
3

Ci+1

Bi
Ai
Ai-1
Ai+1

S3
0
0
0
0
0
0
0
0
0
0
0
0
1
1

S2
0
0
0
0
0
0
0
0
1
1
1
1
0
1

S1 S0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0
0
0
1
1
0
1
1
X
X
X
X

Computer Organization

Logic
Circuit

4x1
MUX

Fi

Ei
shr
shl

Cin
0
1
0
1
0
1
0
1
X
X
X
X
X
X

Operation
F=A
F=A+1
F=A+B
F=A+B+1
F = A + B’
F = A + B’+ 1
F=A-1
F=A
F=AB
F = A B
F=AB
F = A’
F = shr A
F = shl A

Function
Transfer A
Increment A
Addition
Add with carry
Subtract with borrow
Subtraction
Decrement A
TransferA
AND
OR
XOR
Complement A
Shift right A into F
Shift left A into F

Computer Architectures Lab

More Related Content

What's hot

Computer registers
Computer registersComputer registers
Computer registersDeepikaT13
 
central processing unit and pipeline
central processing unit and pipelinecentral processing unit and pipeline
central processing unit and pipelineRai University
 
Register Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory TransferRegister Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory Transferlavanya marichamy
 
Types of Instruction Format
Types of Instruction FormatTypes of Instruction Format
Types of Instruction FormatDhrumil Panchal
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer languageSanjeev Patel
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit DesignVinit Raut
 
Computer instructions
Computer instructionsComputer instructions
Computer instructionsAnuj Modi
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operationNikhil Pandit
 
Unit 3 basic processing unit
Unit 3   basic processing unitUnit 3   basic processing unit
Unit 3 basic processing unitchidabdu
 
Register transfer language & its micro operations
Register transfer language & its micro operationsRegister transfer language & its micro operations
Register transfer language & its micro operationsLakshya Sharma
 
memory reference instruction
memory reference instructionmemory reference instruction
memory reference instructionDeepikaT13
 
Data and Message Security
Data and Message SecurityData and Message Security
Data and Message SecurityNrapesh Shah
 
Arduino Programming Familiarization
Arduino Programming FamiliarizationArduino Programming Familiarization
Arduino Programming FamiliarizationAmit Kumer Podder
 
Transaction processing system
Transaction processing systemTransaction processing system
Transaction processing systemVidhu Arora
 
Microinstruction sequencing new
Microinstruction sequencing newMicroinstruction sequencing new
Microinstruction sequencing newMahesh Kumar Attri
 

What's hot (20)

Computer registers
Computer registersComputer registers
Computer registers
 
mano.ppt
mano.pptmano.ppt
mano.ppt
 
central processing unit and pipeline
central processing unit and pipelinecentral processing unit and pipeline
central processing unit and pipeline
 
Register Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory TransferRegister Transfer Language,Bus and Memory Transfer
Register Transfer Language,Bus and Memory Transfer
 
Instruction code
Instruction codeInstruction code
Instruction code
 
Types of Instruction Format
Types of Instruction FormatTypes of Instruction Format
Types of Instruction Format
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 
Unit 3 basic processing unit
Unit 3   basic processing unitUnit 3   basic processing unit
Unit 3 basic processing unit
 
Register transfer language & its micro operations
Register transfer language & its micro operationsRegister transfer language & its micro operations
Register transfer language & its micro operations
 
Addressing sequencing
Addressing sequencingAddressing sequencing
Addressing sequencing
 
memory reference instruction
memory reference instructionmemory reference instruction
memory reference instruction
 
ARM Introduction
ARM IntroductionARM Introduction
ARM Introduction
 
Data and Message Security
Data and Message SecurityData and Message Security
Data and Message Security
 
Arduino Programming Familiarization
Arduino Programming FamiliarizationArduino Programming Familiarization
Arduino Programming Familiarization
 
Transaction processing system
Transaction processing systemTransaction processing system
Transaction processing system
 
Microinstruction sequencing new
Microinstruction sequencing newMicroinstruction sequencing new
Microinstruction sequencing new
 

Viewers also liked

Logical and shift micro operations
Logical and shift micro operationsLogical and shift micro operations
Logical and shift micro operationsSanjeev Patel
 
Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04thearticlenow
 
Register transfer and micro operation
Register transfer and micro operationRegister transfer and micro operation
Register transfer and micro operationKamal Acharya
 
Logic microoperations
Logic microoperationsLogic microoperations
Logic microoperationsNitesh Singh
 
Computer organiztion2
Computer organiztion2Computer organiztion2
Computer organiztion2Umang Gupta
 
Shift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaShift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaPir Sarfraz Ahmed
 
Lecture 2
Lecture 2Lecture 2
Lecture 2GIKI
 
Lecture 1
Lecture 1Lecture 1
Lecture 1GIKI
 
Ch8 (1) morris mano
Ch8 (1) morris manoCh8 (1) morris mano
Ch8 (1) morris manoKIRTI89
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5Umang Gupta
 
overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...Rai University
 
Computer organiztion3
Computer organiztion3Computer organiztion3
Computer organiztion3Umang Gupta
 
basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed controlRai University
 
Computer architecture
Computer architectureComputer architecture
Computer architectureneclinux
 

Viewers also liked (20)

Logical and shift micro operations
Logical and shift micro operationsLogical and shift micro operations
Logical and shift micro operations
 
Register transfer & microoperations moris mano ch 04
Register transfer & microoperations    moris mano ch 04Register transfer & microoperations    moris mano ch 04
Register transfer & microoperations moris mano ch 04
 
Register transfer and micro operation
Register transfer and micro operationRegister transfer and micro operation
Register transfer and micro operation
 
Logic microoperations
Logic microoperationsLogic microoperations
Logic microoperations
 
Computer organiztion2
Computer organiztion2Computer organiztion2
Computer organiztion2
 
Shift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaShift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkana
 
Lecture 10
Lecture 10Lecture 10
Lecture 10
 
Lecture 2
Lecture 2Lecture 2
Lecture 2
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
 
Ch8 (1) morris mano
Ch8 (1) morris manoCh8 (1) morris mano
Ch8 (1) morris mano
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
 
Co ppt
Co pptCo ppt
Co ppt
 
Lecture 9
Lecture 9Lecture 9
Lecture 9
 
overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...overview of register transfer, micro operations and basic computer organizati...
overview of register transfer, micro operations and basic computer organizati...
 
Computer organiztion3
Computer organiztion3Computer organiztion3
Computer organiztion3
 
Lecture 7
Lecture 7Lecture 7
Lecture 7
 
LTE Basic
LTE BasicLTE Basic
LTE Basic
 
Ch4
Ch4Ch4
Ch4
 
basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed control
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 

Similar to Register Transfer & Microoperations Guide

PPT in register and micro operations in electronic
PPT in register and micro operations in electronicPPT in register and micro operations in electronic
PPT in register and micro operations in electronicaaravjamela
 
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER  TRANSFER  AND  MICROOPERATIONSREGISTER  TRANSFER  AND  MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONSDr. Ajay Kumar Singh
 
computer-system-architecture-morris-mano-220720124304-fefd641d.pdf
computer-system-architecture-morris-mano-220720124304-fefd641d.pdfcomputer-system-architecture-morris-mano-220720124304-fefd641d.pdf
computer-system-architecture-morris-mano-220720124304-fefd641d.pdfKunalSahu180994
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and ArchitectureSwapnitaSrivastava1
 
Register Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptRegister Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptAldrianSisican
 
CO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptCO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptAyushiBhatlaITA001
 
Regis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeRegis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeBala Anand
 
Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...Rai University
 
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.ppt
REGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.pptREGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.ppt
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.pptNARENDRAKUMARCHAURAS1
 
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...Rai University
 
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...Rai University
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptmailmynew202
 

Similar to Register Transfer & Microoperations Guide (20)

PPT in register and micro operations in electronic
PPT in register and micro operations in electronicPPT in register and micro operations in electronic
PPT in register and micro operations in electronic
 
REGISTER TRANSFER AND MICROOPERATIONS
REGISTER  TRANSFER  AND  MICROOPERATIONSREGISTER  TRANSFER  AND  MICROOPERATIONS
REGISTER TRANSFER AND MICROOPERATIONS
 
computer-system-architecture-morris-mano-220720124304-fefd641d.pdf
computer-system-architecture-morris-mano-220720124304-fefd641d.pdfcomputer-system-architecture-morris-mano-220720124304-fefd641d.pdf
computer-system-architecture-morris-mano-220720124304-fefd641d.pdf
 
coa
coacoa
coa
 
unit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architectureunit1COA Computer Organisation and Architecture
unit1COA Computer Organisation and Architecture
 
Register Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.pptRegister Transfer Language & Microoperations.ppt
Register Transfer Language & Microoperations.ppt
 
CO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).pptCO UNIT I PART I NOTES (1).ppt
CO UNIT I PART I NOTES (1).ppt
 
Regis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aeeRegis&Microo_fgfhkgfvg microperation aee
Regis&Microo_fgfhkgfvg microperation aee
 
COA LESSON.ppt
COA LESSON.pptCOA LESSON.ppt
COA LESSON.ppt
 
Register Transfer Language
Register Transfer LanguageRegister Transfer Language
Register Transfer Language
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Functional organization
Functional organizationFunctional organization
Functional organization
 
Lecture 6
Lecture 6Lecture 6
Lecture 6
 
CO By Rakesh Roshan
CO By Rakesh RoshanCO By Rakesh Roshan
CO By Rakesh Roshan
 
1 lecture csa
1 lecture csa1 lecture csa
1 lecture csa
 
Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...Mca i-u-2-overview of register transfer, micro operations and basic computer ...
Mca i-u-2-overview of register transfer, micro operations and basic computer ...
 
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.ppt
REGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.pptREGISTER  TRANSFER  AND  MICROOPERATIONS2017-3-5.ppt
REGISTER TRANSFER AND MICROOPERATIONS2017-3-5.ppt
 
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
Bca 2nd sem-u-2.1-overview of register transfer, micro operations and basic c...
 
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
B.sc cs-ii-u-2.1-overview of register transfer, micro operations and basic co...
 
LEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.pptLEC 2-register transfer and register transfer language.ppt
LEC 2-register transfer and register transfer language.ppt
 

More from Umang Gupta

23 network security threats pkg
23 network security threats pkg23 network security threats pkg
23 network security threats pkgUmang Gupta
 
Chapter8 27 nov_2010
Chapter8 27 nov_2010Chapter8 27 nov_2010
Chapter8 27 nov_2010Umang Gupta
 
Lecture43 network security
Lecture43 network securityLecture43 network security
Lecture43 network securityUmang Gupta
 
11. transaction sql
11. transaction sql11. transaction sql
11. transaction sqlUmang Gupta
 
Advanced data structures and implementation
Advanced data structures and implementationAdvanced data structures and implementation
Advanced data structures and implementationUmang Gupta
 
Graph theory narsingh deo
Graph theory narsingh deoGraph theory narsingh deo
Graph theory narsingh deoUmang Gupta
 
Computer organiztion6
Computer organiztion6Computer organiztion6
Computer organiztion6Umang Gupta
 
Computer organiztion1
Computer organiztion1Computer organiztion1
Computer organiztion1Umang Gupta
 
Angle modulation
Angle modulationAngle modulation
Angle modulationUmang Gupta
 
periodic functions and Fourier series
periodic functions and Fourier seriesperiodic functions and Fourier series
periodic functions and Fourier seriesUmang Gupta
 
fourier transforms
fourier transformsfourier transforms
fourier transformsUmang Gupta
 
Communication systems
Communication systemsCommunication systems
Communication systemsUmang Gupta
 

More from Umang Gupta (14)

23 network security threats pkg
23 network security threats pkg23 network security threats pkg
23 network security threats pkg
 
Lect13 security
Lect13   securityLect13   security
Lect13 security
 
Chapter8 27 nov_2010
Chapter8 27 nov_2010Chapter8 27 nov_2010
Chapter8 27 nov_2010
 
Lecture43 network security
Lecture43 network securityLecture43 network security
Lecture43 network security
 
11. transaction sql
11. transaction sql11. transaction sql
11. transaction sql
 
Advanced data structures and implementation
Advanced data structures and implementationAdvanced data structures and implementation
Advanced data structures and implementation
 
Graph theory narsingh deo
Graph theory narsingh deoGraph theory narsingh deo
Graph theory narsingh deo
 
Computer organiztion6
Computer organiztion6Computer organiztion6
Computer organiztion6
 
Computer organiztion1
Computer organiztion1Computer organiztion1
Computer organiztion1
 
Angle modulation
Angle modulationAngle modulation
Angle modulation
 
periodic functions and Fourier series
periodic functions and Fourier seriesperiodic functions and Fourier series
periodic functions and Fourier series
 
fourier transforms
fourier transformsfourier transforms
fourier transforms
 
Basic antenas
Basic antenasBasic antenas
Basic antenas
 
Communication systems
Communication systemsCommunication systems
Communication systems
 

Recently uploaded

Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsKarinaGenton
 
MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docxPoojaSen20
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxOH TEIK BIN
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxNirmalaLoungPoorunde1
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionSafetyChain Software
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...EduSkills OECD
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsanshu789521
 
URLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website AppURLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website AppCeline George
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationnomboosow
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesFatimaKhan178732
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxGaneshChakor2
 
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxPOINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxSayali Powar
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdfSoniaTolstoy
 

Recently uploaded (20)

Science 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its CharacteristicsScience 7 - LAND and SEA BREEZE and its Characteristics
Science 7 - LAND and SEA BREEZE and its Characteristics
 
MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docx
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptx
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptx
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory Inspection
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha elections
 
URLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website AppURLs and Routing in the Odoo 17 Website App
URLs and Routing in the Odoo 17 Website App
 
Interactive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communicationInteractive Powerpoint_How to Master effective communication
Interactive Powerpoint_How to Master effective communication
 
9953330565 Low Rate Call Girls In Rohini Delhi NCR
9953330565 Low Rate Call Girls In Rohini  Delhi NCR9953330565 Low Rate Call Girls In Rohini  Delhi NCR
9953330565 Low Rate Call Girls In Rohini Delhi NCR
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and Actinides
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptx
 
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
 
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptxPOINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
POINT- BIOCHEMISTRY SEM 2 ENZYMES UNIT 5.pptx
 
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdfBASLIQ CURRENT LOOKBOOK  LOOKBOOK(1) (1).pdf
BASLIQ CURRENT LOOKBOOK LOOKBOOK(1) (1).pdf
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 

Register Transfer & Microoperations Guide

  • 1. Register Transfer & -operations 1 REGISTER TRANSFER AND MICROOPERATIONS • Register Transfer Language • Register Transfer • Bus and Memory Transfers • Arithmetic Microoperations • Logic Microoperations • Shift Microoperations • Arithmetic Logic Shift Unit Computer Organization Computer Architectures Lab
  • 2. Register Transfer & -operations 2 SIMPLE DIGITAL SYSTEMS • Combinational and sequential circuits (learned in Chapters 1 and 2) can be used to create simple digital systems. • These are the low-level building blocks of a digital computer. • Simple digital systems are frequently characterized in terms of – the registers they contain, and – the operations that they perform. • Typically, – What operations are performed on the data in the registers – What information is passed between registers Computer Organization Computer Architectures Lab
  • 3. Register Transfer & -operations 3 Register Transfer Language MICROOPERATIONS (1) • The operations on the data in registers are called microoperations. • The functions built into registers are examples of microoperations – – – – – Shift Load Clear Increment … Computer Organization Computer Architectures Lab
  • 4. Register Transfer & -operations 4 Register Transfer Language MICROOPERATION (2) An elementary operation performed (during one clock pulse), on the information stored in one or more registers Registers (R) ALU (f) 1 clock cycle R  f(R, R) f: shift, load, clear, increment, add, subtract, complement, and, or, xor, … Computer Organization Computer Architectures Lab
  • 5. Register Transfer & -operations 5 Register Transfer Language ORGANIZATION OF A DIGITAL SYSTEM • Definition of the (internal) organization of a computer - Set of registers and their functions - Microoperations set Set of allowable microoperations provided by the organization of the computer - Control signals that initiate the sequence of microoperations (to perform the functions) Computer Organization Computer Architectures Lab
  • 6. Register Transfer & -operations 6 Register Transfer Language REGISTER TRANSFER LEVEL • Viewing a computer, or any digital system, in this way is called the register transfer level • This is because we’re focusing on – The system’s registers – The data transformations in them, and – The data transfers between them. Computer Organization Computer Architectures Lab
  • 7. Register Transfer & -operations 7 Register Transfer Language REGISTER TRANSFER LANGUAGE • Rather than specifying a digital system in words, a specific notation is used, register transfer language • For any function of the computer, the register transfer language can be used to describe the (sequence of) microoperations • Register transfer language – A symbolic language – A convenient tool for describing the internal organization of digital computers – Can also be used to facilitate the design process of digital systems. Computer Organization Computer Architectures Lab
  • 8. Register Transfer & -operations 8 Register Transfer Language DESIGNATION OF REGISTERS • Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR) • Often the names indicate function: – MAR – PC – IR - memory address register - program counter - instruction register • Registers and their contents can be viewed and represented in various ways – A register can be viewed as a single entity: MAR – Registers may also be represented showing the bits of data they contain Computer Organization Computer Architectures Lab
  • 9. Register Transfer & -operations 9 Register Transfer Language DESIGNATION OF REGISTERS • Designation of a register - a register - portion of a register - a bit of a register • Common ways of drawing the block diagram of a register Showing individual bits Register R1 15 0 R2 Numbering of bits Computer Organization 7 6 5 15 4 3 2 1 8 7 PC(H) 0 0 PC(L) Subfields Computer Architectures Lab
  • 10. Register Transfer & -operations 10 Register Transfer REGISTER TRANSFER • Copying the contents of one register to another is a register transfer • A register transfer is indicated as R2  R1 – In this case the contents of register R2 are copied (loaded) into register R1 – A simultaneous transfer of all bits from the source R1 to the destination register R2, during one clock pulse – Note that this is a non-destructive; i.e. the contents of R1 are not altered by copying (loading) them to R2 Computer Organization Computer Architectures Lab
  • 11. Register Transfer & -operations 11 Register Transfer REGISTER TRANSFER • A register transfer such as R3  R5 Implies that the digital system has – the data lines from the source register (R5) to the destination register (R3) – Parallel load in the destination register (R3) – Control lines to perform the action Computer Organization Computer Architectures Lab
  • 12. Register Transfer & -operations 12 Register Transfer CONTROL FUNCTIONS • Often actions need to only occur if a certain condition is true • This is similar to an “if” statement in a programming language • In digital systems, this is often done via a control signal, called a control function – If the signal is 1, the action takes place • This is represented as: P: R2  R1 Which means “if P = 1, then load the contents of register R1 into register R2”, i.e., if (P = 1) then (R2  R1) Computer Organization Computer Architectures Lab
  • 13. Register Transfer & -operations 13 Register Transfer HARDWARE IMPLEMENTATION OF CONTROLLED TRANSFERS Implementation of controlled transfer P: R2 R1 Block diagram Control Circuit Load P R2 Clock n R1 t Timing diagram t+1 Clock Load Transfer occurs here • The same clock controls the circuits that generate the control function and the destination register • Registers are assumed to use positive-edge-triggered flip-flops Computer Organization Computer Architectures Lab
  • 14. Register Transfer & -operations 14 Register Transfer SIMULTANEOUS OPERATIONS • If two or more operations are to occur simultaneously, they are separated with commas P: R3  R5, MAR  IR • Here, if the control function P = 1, load the contents of R5 into R3, and at the same time (clock), load the contents of register IR into register MAR Computer Organization Computer Architectures Lab
  • 15. Register Transfer & -operations 15 Register Transfer BASIC SYMBOLS FOR REGISTER TRANSFERS Symbols Capital letters & numerals Parentheses () Arrow  Colon : Comma , Description Examples Denotes a register MAR, R2 Denotes a part of a register R2(0-7), R2(L) Denotes transfer of information R2  R1 Denotes termination of control function Separates two micro-operations P: A  B, B  A Computer Organization Computer Architectures Lab
  • 16. Register Transfer & -operations 16 Register Transfer CONNECTING REGISTRS • In a digital system with many registers, it is impractical to have data and control lines to directly allow each register to be loaded with the contents of every possible other registers • To completely connect n registers  n(n-1) lines • O(n2) cost – This is not a realistic approach to use in a large digital system • Instead, take a different approach • Have one centralized set of circuits for data transfer – the bus • Have control circuits to select which register is the source, and which is the destination Computer Organization Computer Architectures Lab
  • 17. Register Transfer & -operations 17 Bus and Memory Transfers BUS AND BUS TRANSFER Bus is a path(of a group of wires) over which information is transferred, from any of several sources to any of several destinations. From a register to bus: BUS  R Register A Register B Register C Register D Bus lines Register A 1 2 3 4 Register B 1 2 3 4 B1 C1 D 1 0 4 x1 MUX Register C 1 2 3 4 B2 C2 D 2 0 4 x1 MUX Register D 1 2 3 4 B3 C3 D 3 0 4 x1 MUX B4 C4 D 4 0 4 x1 MUX x select y 4-line bus Computer Organization Computer Architectures Lab
  • 18. Register Transfer & -operations 18 Bus and Memory Transfers TRANSFER FROM BUS TO A DESTINATION REGISTER Bus lines Reg. R0 Reg. R1 Reg. R2 D 0 D1 D2 D 3 2x4 Decoder z Select w Load Reg. R3 E (enable) Three-State Bus Buffers Output Y=A if C=1 High-impedence if C=0 Normal input A Control input C Bus line with three-state buffers Bus line for bit 0 A0 B0 C0 D0 Select Enable Computer Organization S0 S1 0 1 2 3 Computer Architectures Lab
  • 19. Register Transfer & -operations 19 Bus and Memory Transfers BUS TRANSFER IN RTL • Depending on whether the bus is to be mentioned explicitly or not, register transfer can be indicated as either R2 R1 or BUS R1, R2  BUS • In the former case the bus is implicit, but in the latter, it is explicitly indicated Computer Organization Computer Architectures Lab
  • 20. Register Transfer & -operations 20 Bus and Memory Transfers MEMORY (RAM) • Memory (RAM) can be thought as a sequential circuits containing some number of registers • These registers hold the words of memory • Each of the r registers is indicated by an address • These addresses range from 0 to r-1 • Each register (word) can hold n bits of data • Assume the RAM contains r = 2k words. It needs the following – – – – – n data input lines n data output lines k address lines A Read control line A Write control line data input lines n address lines k Read RAM unit Write n data output lines Computer Organization Computer Architectures Lab
  • 21. Register Transfer & -operations 21 Bus and Memory Transfers MEMORY TRANSFER • Collectively, the memory is viewed at the register level as a device, M. • Since it contains multiple locations, we must specify which address in memory we will be using • This is done by indexing memory references • Memory is usually accessed in computer systems by putting the desired address in a special register, the Memory Address Register (MAR, or AR) • When memory is accessed, the contents of the MAR get sent to the memory unit’s address lines M AR Data out Computer Organization Read Memory unit Write Data in Computer Architectures Lab
  • 22. Register Transfer & -operations 22 Bus and Memory Transfers MEMORY READ • To read a value from a location in memory and load it into a register, the register transfer language notation looks like this: R1  M[MAR] • This causes the following to occur – The contents of the MAR get sent to the memory address lines – A Read (= 1) gets sent to the memory unit – The contents of the specified address are put on the memory’s output data lines – These get sent over the bus to be loaded into register R1 Computer Organization Computer Architectures Lab
  • 23. Register Transfer & -operations 23 Bus and Memory Transfers MEMORY WRITE • To write a value from a register to a location in memory looks like this in register transfer language: M[MAR]  R1 • This causes the following to occur – The contents of the MAR get sent to the memory address lines – A Write (= 1) gets sent to the memory unit – The values in register R1 get sent over the bus to the data input lines of the memory – The values get loaded into the specified address in the memory Computer Organization Computer Architectures Lab
  • 24. Register Transfer & -operations 24 Bus and Memory Transfers SUMMARY OF R. TRANSFER MICROOPERATIONS A B Transfer content of reg. B into reg. A AR DR(AD) Transfer content of AD portion of reg. DR into reg. AR A  constant Transfer a binary constant into reg. A  R1, R2 ABUS ABUS Transfer content of R1 into bus A and, at the same time, AR DR M[R] M transfer content of bus A into R2 Address register Data register Memory word specified by reg. R Equivalent to M[AR] DR  M M  DR Computer Organization Memory read operation: transfers content of memory word specified by AR into DR Memory write operation: transfers content of DR into memory word specified by AR Computer Architectures Lab
  • 25. Register Transfer & -operations 25 Arithmetic Microoperations MICROOPERATIONS • Computer system microoperations are of four types: - Register transfer microoperations - Arithmetic microoperations - Logic microoperations - Shift microoperations Computer Organization Computer Architectures Lab
  • 26. Register Transfer & -operations 26 Arithmetic Microoperations ARITHMETIC MICROOPERATIONS • The basic arithmetic microoperations are – – – – Addition Subtraction Increment Decrement • The additional arithmetic microoperations are – – – – Add with carry Subtract with borrow Transfer/Load etc. … Summary of Typical Arithmetic Micro-Operations R3  R1 + R2 R3  R1 - R2 R2  R2’ R2  R2’+ 1 R3  R1 + R2’+ 1 R1  R1 + 1 R1  R1 - 1 Computer Organization Contents of R1 plus R2 transferred to R3 Contents of R1 minus R2 transferred to R3 Complement the contents of R2 2's complement the contents of R2 (negate) subtraction Increment Decrement Computer Architectures Lab
  • 27. Register Transfer & -operations 27 Arithmetic Microoperations BINARY ADDER / SUBTRACTOR / INCREMENTER B3 A3 Binary Adder C3 FA C4 B2 A2 C2 FA S3 B1 A1 C1 FA S2 B0 A0 C0 FA S1 S0 Binary Adder-Subtractor B3 A3 B2 A2 B1 A1 B0 A0 M C3 FA C4 Binary Incrementer S3 S2 A3 y HA C4 Computer Organization S S3 y HA S S2 C0 FA S0 A1 x C C1 FA S1 A2 x C C2 FA A0 x y HA C S S1 1 x y HA C S S0 Computer Architectures Lab
  • 28. Register Transfer & -operations 28 Arithmetic Microoperations ARITHMETIC CIRCUIT Cin S1 S0 A0 X0 S1 S0 0 4x1 1 MUX 2 3 A1 S1 S0 0 4x1 1 MUX 2 3 A2 S1 S0 0 4x1 1 MUX 2 3 A3 S1 S0 0 4x1 1 MUX 2 3 B3 0 Computer Organization C1 D1 FA Y1 C2 C2 D2 FA Y2 C3 X3 B2 Cin 0 1 0 1 0 1 0 1 C1 X2 B1 S0 0 0 1 1 0 0 1 1 D0 FA Y0 X1 B0 S1 0 0 0 0 1 1 1 1 C0 C3 D3 FA Y3 C4 Cout 1 Y B B B’ B’ 0 0 1 1 Output D=A+B D=A+B+1 D = A + B’ D = A + B’+ 1 D=A D=A+1 D=A-1 D=A Microoperation Add Add with carry Subtract with borrow Subtract Transfer A Increment A Decrement A Transfer A Computer Architectures Lab
  • 29. Register Transfer & -operations 29 Logic Microoperations LOGIC MICROOPERATIONS • Specify binary operations on the strings of bits in registers – Logic microoperations are bit-wise operations, i.e., they work on the individual bits of data – useful for bit manipulations on binary data – useful for making logical decisions based on the bit value • There are, in principle, 16 different logic functions that can be defined over two binary input variables A 0 0 1 1 B F0 0 0 1 0 0 0 1 0 F1 0 0 0 1 F2 … F13 0 … 1 0 … 1 1 … 0 0 … 1 F14 1 1 1 0 F15 1 1 1 1 • However, most systems only implement four of these – AND (), OR (), XOR (), Complement/NOT • The others can be created from combination of these Computer Organization Computer Architectures Lab
  • 30. Register Transfer & -operations 30 Logic Microoperations LIST OF LOGIC MICROOPERATIONS • List of Logic Microoperations - 16 different logic operations with 2 binary vars. n - n binary vars → 2 2 functions • Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations x 0011 y 0101 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 Computer Organization Boolean Function F0 = 0 F1 = xy F2 = xy' F3 = x F4 = x'y F5 = y F6 = x  y F7 = x + y F8 = (x + y)' F9 = (x  y)' F10 = y' F11 = x + y' F12 = x' F13 = x' + y F14 = (xy)' F15 = 1 MicroName Operations F0 Clear FAB AND F  A  B’ FA Transfer A F  A’ B FB Transfer B FAB Exclusive-OR FAB OR F  A  B)’ NOR F  (A  B)’ Exclusive-NOR F  B’ Complement B FAB F  A’ Complement A F  A’ B F  (A  B)’ NAND F  all 1's Set to all 1's Computer Architectures Lab
  • 31. Register Transfer & -operations 31 Logic Microoperations HARDWARE IMPLEMENTATION OF LOGIC MICROOPERATIONS Ai Bi 0 1 4X1 MUX Fi 2 3 Select S1 S0 Function table S1 0 0 1 1 S0 0 1 0 1 Computer Organization Output F=AB F = AB F=AB F = A’ -operation AND OR XOR Complement Computer Architectures Lab
  • 32. Register Transfer & -operations 32 Logic Microoperations APPLICATIONS OF LOGIC MICROOPERATIONS • Logic microoperations can be used to manipulate individual bits or a portions of a word in a register • Consider the data in a register A. In another register, B, is bit data that will be used to modify the contents of A – – – – – – – – Selective-set Selective-complement Selective-clear Mask (Delete) Clear Insert Compare ... Computer Organization AA+B AAB A  A • B’ AA•B AAB A  (A • B) + C AAB Computer Architectures Lab
  • 33. Register Transfer & -operations 33 Logic Microoperations SELECTIVE SET • In a selective set operation, the bit pattern in B is used to set certain bits in A 1100 1010 1110 At B At+1 (A  A + B) • If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value Computer Organization Computer Architectures Lab
  • 34. Register Transfer & -operations 34 Logic Microoperations SELECTIVE COMPLEMENT • In a selective complement operation, the bit pattern in B is used to complement certain bits in A 1100 1010 At B 0110 At+1 (A  A  B) • If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged Computer Organization Computer Architectures Lab
  • 35. Register Transfer & -operations 35 Logic Microoperations SELECTIVE CLEAR • In a selective clear operation, the bit pattern in B is used to clear certain bits in A 1100 1010 At B 0100 At+1 (A  A  B’) • If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged Computer Organization Computer Architectures Lab
  • 36. Register Transfer & -operations 36 Logic Microoperations MASK OPERATION • In a mask operation, the bit pattern in B is used to clear certain bits in A 1100 1010 At B 1000 At+1 (A  A  B) • If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged Computer Organization Computer Architectures Lab
  • 37. Register Transfer & -operations 37 Logic Microoperations CLEAR OPERATION • In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A 1100 1010 At B 0110 At+1 Computer Organization (A  A  B) Computer Architectures Lab
  • 38. Register Transfer & -operations 38 Logic Microoperations INSERT OPERATION • An insert operation is used to introduce a specific bit pattern into A register, leaving the other bit positions unchanged • This is done as – A mask operation to clear the desired bit positions, followed by – An OR operation to introduce the new bits into the desired positions – Example » Suppose you wanted to introduce 1010 into the low order four bits of A: 1101 1000 1011 0001 A (Original) 1101 1000 1011 1010 A (Desired) » 1101 1111 1101 0000 1101 Computer Organization 1000 1111 1000 0000 1000 1011 1111 1011 0000 1011 0001 0000 0000 1010 1010 A (Original) Mask A (Intermediate) Added bits A (Desired) Computer Architectures Lab
  • 39. Register Transfer & -operations 39 Shift Microoperations SHIFT MICROOPERATIONS • There are three types of shifts – Logical shift – Circular shift – Arithmetic shift • What differentiates them is the information that goes into the serial input • A right shift operation Serial input • A left shift operation Computer Organization Serial input Computer Architectures Lab
  • 40. Register Transfer & -operations 40 Shift Microoperations LOGICAL SHIFT • In a logical shift the serial input to the shift is a 0. • A right logical shift operation: 0 • A left logical shift operation: 0 • In a Register Transfer Language, the following notation is used – shl for a logical shift left – shr for a logical shift right – Examples: » R2  shr R2 » R3  shl R3 Computer Organization Computer Architectures Lab
  • 41. Register Transfer & -operations 41 Shift Microoperations CIRCULAR SHIFT • In a circular shift the serial input is the bit that is shifted out of the other end of the register. • A right circular shift operation: • A left circular shift operation: • In a RTL, the following notation is used – cil for a circular shift left – cir for a circular shift right – Examples: » R2  cir R2 » R3  cil R3 Computer Organization Computer Architectures Lab
  • 42. Register Transfer & -operations 42 Shift Microoperations ARITHMETIC SHIFT • An arithmetic shift is meant for signed binary numbers (integer) • An arithmetic left shift multiplies a signed number by two • An arithmetic right shift divides a signed number by two • The main distinction of an arithmetic shift is that it must keep the sign of the number the same as it performs the multiplication or division • A right arithmetic shift operation: sign bit • A left arithmetic shift operation: 0 sign bit Computer Organization Computer Architectures Lab
  • 43. Register Transfer & -operations 43 Shift Microoperations ARITHMETIC SHIFT • An left arithmetic shift operation must be checked for the overflow 0 sign bit V Before the shift, if the leftmost two bits differ, the shift will result in an overflow • In a RTL, the following notation is used – ashl for an arithmetic shift left – ashr for an arithmetic shift right – Examples: » R2  ashr R2 » R3  ashl R3 Computer Organization Computer Architectures Lab
  • 44. Register Transfer & -operations 44 Shift Microoperations HARDWARE IMPLEMENTATION OF SHIFT MICROOPERATIONS Serial input (IR) 0 for shift right (down) Select 1 for shift left (up) S 0 1 MUX H0 MUX H1 MUX H2 MUX H3 A0 A1 S A2 0 1 A3 S 0 1 S 0 1 Serial input (IL) Computer Organization Computer Architectures Lab
  • 45. Register Transfer & -operations 45 Shift Microoperations ARITHMETIC LOGIC SHIFT UNIT S3 S2 S1 S0 Ci Arithmetic D i Circuit Select 0 1 2 3 Ci+1 Bi Ai Ai-1 Ai+1 S3 0 0 0 0 0 0 0 0 0 0 0 0 1 1 S2 0 0 0 0 0 0 0 0 1 1 1 1 0 1 S1 S0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0 0 1 1 0 1 1 X X X X Computer Organization Logic Circuit 4x1 MUX Fi Ei shr shl Cin 0 1 0 1 0 1 0 1 X X X X X X Operation F=A F=A+1 F=A+B F=A+B+1 F = A + B’ F = A + B’+ 1 F=A-1 F=A F=AB F = A B F=AB F = A’ F = shr A F = shl A Function Transfer A Increment A Addition Add with carry Subtract with borrow Subtraction Decrement A TransferA AND OR XOR Complement A Shift right A into F Shift left A into F Computer Architectures Lab