SlideShare a Scribd company logo
International Journal of Engineering Science Invention
ISSN (Online): 2319 – 6734, ISSN (Print): 2319 – 6726
www.ijesi.org ||Volume 5 Issue 11|| November 2016 || PP. 115-117
www.ijesi.org 115 | Page
Choosing gates, Schematic Diagrams and Logic Gates Code
Ismael Tabuñar Fortunado
University of Santo Tomas, Manila, Philippines
Abstract: Schematic diagrams that express an output depending on the design and inputs involved. These logic
gates have 3 or more inputs and an output. The first input is for the choice and the next inputs are for the
choices. Other variations of the choosing gates may be established. Polygons are the symbols for the choosing
gates: diamond for three inputs, pentagon for four inputs, hexagon for five inputs stage so on and so forth. A
line is connected per vertex to represent inputs and outputs. This be used in logic, computer science and
electrical and electronics industry. Also, in addition, there is an optional code that will perform a specified logic
operation.
Keywords: Choosing, Codes, Logic Gates, Polygons, Schematic Diagrams
I. Introduction
There are many logic gates which are not, or, and, nor, xor, xnor, nand, … Basically they have one or
two inputs and could be added together to have the desired output. (Anonymous 2016a) The choosing gates are
influenced by a computer flowchart symbol, diamond.
Conditional (or decision), represented as a diamond (rhombus). These typically
contain a Yes/No question or True/False test. This symbol is unique in that it has two
arrows coming out of it, usually from the bottom point and right point, one corresponding
to Yes or True, and one corresponding to No or False. The arrows should always be
labeled. More than two arrows can be used, but this is normally a clear indicator that a
complex decision is being taken, in which case it may need to be broken-down further, or
replaced with the "pre-defined process" symbol. (Anonymous 2016b)
There are inventions which includes a plurality of inputs. (Ku & Eaton 2004 &)
This is an addition to the existing logic gates.
II. Technical Field
A not input 1(opposite value) E or I xor
B not input 2(opposite value) F and J xnor
C not input 1 but input 2 G nor
D not input 2 but input 1 H nand
Figure 1: Logic Gates Code
Figure 2: three-input choosing gate or the diamond choosing gate.
Choosing gates, Schematic Diagrams and Logic Gates Code
www.ijesi.org 116 | Page
Figure 3: four-input choosing gate or pentagon choosing gate
How to Use the Choosing Gates Schematic Diagrams (Steps)
1. These schematic diagrams are used in logic, computer science and electrical and electronics industries.
Primarily this be used in industry of digital electronics.
2. A choice of a choosing gate must be made and inputs are required.
3. The first input is for the choice; the next inputs are for the choices.
Figure 4: Truth Table for three inputs
Figure 5: Truth Table for four inputs
Note: For inputs more than 4, you can easily make a truth table by inserting tables making the necessary
adjustments just following the steps.
Description
General Appearance (Schematic Diagrams are Drawings or Symbols.)
Polygons are used. Diamond for three inputs, pentagon for four inputs, …
One line is connected to every vertex to represent the inputs and output.
CODE (A code may be applied in the first input.)
Input 1 Input 2 = 0 Input 3 = 1 Output
0 0 0 0
1 0 0 0
0 1 0 1
1 1 0 0
0 0 1 0
1 0 1 1
0 1 1 1
1 1 1 1
Input 1 Input 2 = A Input 3 = B Input 4 = C Output
A 0 0 0 0
B 0 0 0 0
C 0 0 0 0
A 0 0 1 0
B 0 0 1 0
C 0 0 1 1
A 0 1 0 0
B 0 1 0 1
C 0 1 0 0
A 1 0 0 1
B 1 0 0 0
C 1 0 0 0
A 0 1 1 0
B 0 1 1 1
C 0 1 1 1
A 1 0 1 1
B 1 0 1 0
C 1 0 1 1
A 1 1 0 1
B 1 1 0 1
C 1 1 0 0
A 1 1 1 1
B 1 1 1 1
C 1 1 1 1
Choosing gates, Schematic Diagrams and Logic Gates Code
www.ijesi.org 117 | Page
III. Conclusion
A choosing gate schematic diagram having three inputs and an output, represented by a diamond with a
line to each of its vertex, would be called the three-input choosing gate or the diamond choosing gate. Choosing
gates schematic diagrams having four or more inputs and an output, represented by polygons with a line to each
of its vertex, would be called depending on the inputs: four inputs are four-input choosing gate or pentagon
choosing gate, five inputs are five-input choosing gate or hexagon choosing gate so on and so forth. There is an
optional code which can be used to have a logic gate operation.
References
[1]. Anonymous (2016a). Logic Gates. http://whatis.techtarget.com/definition/logic-gate-AND-OR-XOR-NOT-NAND-NOR-and-
XNOR.
[2]. Anonymous (2016b). Conditional Flowchart Symbol. http://www.conceptdraw.com/How-To-Guide/flowchart-symbols.
[3]. Ku, Joseph & Eaton, James (2004). Low power logic gate. US20040141400 A1.
[4]. Moore, Donald W. (1986). Amenable logic gate and method of testing. WO1986003592 A1.

More Related Content

What's hot

Exam1 (example with solutions)
Exam1 (example with solutions)Exam1 (example with solutions)
Exam1 (example with solutions)
Abdul Ghaffar Niazi
 
PYTHON REVISION TOUR - 1
PYTHON REVISION TOUR - 1PYTHON REVISION TOUR - 1
PYTHON REVISION TOUR - 1
AyushGupta976
 
COMPILER DESIGN AND CONSTRUCTION
COMPILER DESIGN AND CONSTRUCTIONCOMPILER DESIGN AND CONSTRUCTION
COMPILER DESIGN AND CONSTRUCTION
Anil Pokhrel
 
T02 a firstcprogram
T02 a firstcprogramT02 a firstcprogram
T02 a firstcprogram
princepavan
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
foyez ahammad
 
Octal encoding
Octal encodingOctal encoding
Octal encoding
rajshreemuthiah
 
Octal to binary encoder
Octal to binary encoderOctal to binary encoder
Octal to binary encoder
Ajay844
 
Bc0052 theory of computer science-mqp
Bc0052 theory of computer science-mqpBc0052 theory of computer science-mqp
Bc0052 theory of computer science-mqp
Suhas Jogale
 
Read only memory(rom)
Read only memory(rom)Read only memory(rom)
Read only memory(rom)
Syed Saeed
 
Logic Fe Tcom
Logic Fe TcomLogic Fe Tcom
Logic Fe Tcom
Mukesh Mishra
 
Lecture 2
Lecture 2Lecture 2
Lecture 2
Soran University
 
Digital logic design DLD Logic gates
Digital logic design DLD Logic gatesDigital logic design DLD Logic gates
Digital logic design DLD Logic gates
Salman Khan
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
Kamal Acharya
 
Intermediate code
Intermediate codeIntermediate code
Intermediate code
Vishal Agarwal
 
Symbology upc
Symbology upcSymbology upc
Symbology upc
cri fan
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
Unsa Shakir
 
3 further logic concepts
3 further logic concepts3 further logic concepts
3 further logic concepts
chandkec
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
kavitha muneeshwaran
 
C __paper.docx_final
C __paper.docx_finalC __paper.docx_final
C __paper.docx_final
Sumit Sar
 
Queue in C, Queue Real Life of Example
Queue in C, Queue Real Life of ExampleQueue in C, Queue Real Life of Example
Queue in C, Queue Real Life of Example
Hitesh Kumar
 

What's hot (20)

Exam1 (example with solutions)
Exam1 (example with solutions)Exam1 (example with solutions)
Exam1 (example with solutions)
 
PYTHON REVISION TOUR - 1
PYTHON REVISION TOUR - 1PYTHON REVISION TOUR - 1
PYTHON REVISION TOUR - 1
 
COMPILER DESIGN AND CONSTRUCTION
COMPILER DESIGN AND CONSTRUCTIONCOMPILER DESIGN AND CONSTRUCTION
COMPILER DESIGN AND CONSTRUCTION
 
T02 a firstcprogram
T02 a firstcprogramT02 a firstcprogram
T02 a firstcprogram
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
Octal encoding
Octal encodingOctal encoding
Octal encoding
 
Octal to binary encoder
Octal to binary encoderOctal to binary encoder
Octal to binary encoder
 
Bc0052 theory of computer science-mqp
Bc0052 theory of computer science-mqpBc0052 theory of computer science-mqp
Bc0052 theory of computer science-mqp
 
Read only memory(rom)
Read only memory(rom)Read only memory(rom)
Read only memory(rom)
 
Logic Fe Tcom
Logic Fe TcomLogic Fe Tcom
Logic Fe Tcom
 
Lecture 2
Lecture 2Lecture 2
Lecture 2
 
Digital logic design DLD Logic gates
Digital logic design DLD Logic gatesDigital logic design DLD Logic gates
Digital logic design DLD Logic gates
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
 
Intermediate code
Intermediate codeIntermediate code
Intermediate code
 
Symbology upc
Symbology upcSymbology upc
Symbology upc
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
3 further logic concepts
3 further logic concepts3 further logic concepts
3 further logic concepts
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
C __paper.docx_final
C __paper.docx_finalC __paper.docx_final
C __paper.docx_final
 
Queue in C, Queue Real Life of Example
Queue in C, Queue Real Life of ExampleQueue in C, Queue Real Life of Example
Queue in C, Queue Real Life of Example
 

Viewers also liked

Barco a vapor
Barco a vaporBarco a vapor
Barco a vapor
maria
 
Linux en la educación
Linux en la educaciónLinux en la educación
Linux en la educación
Alfredo Aguayo
 
Enhancement of connections & content development on LinkedIn
Enhancement of connections & content development on LinkedInEnhancement of connections & content development on LinkedIn
Enhancement of connections & content development on LinkedIn
Ellaine Tan
 
Sistemas
SistemasSistemas
Sistemas
alba-alexandra
 
Tap04 poo
Tap04 pooTap04 poo
Gouverner au nom d'allah b.s
Gouverner au nom d'allah b.sGouverner au nom d'allah b.s
Gouverner au nom d'allah b.s
kamal kamal
 
wealthfund
wealthfundwealthfund
wealthfund
Wealthfund
 
Lisa mar..[1]
Lisa  mar..[1]Lisa  mar..[1]
Lisa mar..[1]
lisi96
 
Site visit report
Site visit reportSite visit report
Site visit report
shensin1015
 
Ujla Chaudharypdf
Ujla ChaudharypdfUjla Chaudharypdf
Ujla Chaudharypdf
Ujla Chaudhary
 
Laformdelapersonamendel 3
Laformdelapersonamendel 3Laformdelapersonamendel 3
Laformdelapersonamendel 3
Felipe Cabral
 
Aperture
ApertureAperture
Aperture
so05056454
 
Find the Best Solutions for All Your Laptop Keyboard Keys’ Problems
Find the Best Solutions for All Your Laptop Keyboard Keys’ ProblemsFind the Best Solutions for All Your Laptop Keyboard Keys’ Problems
Find the Best Solutions for All Your Laptop Keyboard Keys’ Problems
Laptop Keys
 
Emulador Genymotion para PC
Emulador Genymotion para PCEmulador Genymotion para PC
Emulador Genymotion para PC
Alfredo Aguayo
 
Formato normas-icontec (4)
Formato normas-icontec (4)Formato normas-icontec (4)
Formato normas-icontec (4)
pedro daniel patiño garcia
 
Herramientas Eficaces de comunicación con los hijos
Herramientas Eficaces de comunicación con los hijosHerramientas Eficaces de comunicación con los hijos
Herramientas Eficaces de comunicación con los hijos
Felipe Cabral
 

Viewers also liked (16)

Barco a vapor
Barco a vaporBarco a vapor
Barco a vapor
 
Linux en la educación
Linux en la educaciónLinux en la educación
Linux en la educación
 
Enhancement of connections & content development on LinkedIn
Enhancement of connections & content development on LinkedInEnhancement of connections & content development on LinkedIn
Enhancement of connections & content development on LinkedIn
 
Sistemas
SistemasSistemas
Sistemas
 
Tap04 poo
Tap04 pooTap04 poo
Tap04 poo
 
Gouverner au nom d'allah b.s
Gouverner au nom d'allah b.sGouverner au nom d'allah b.s
Gouverner au nom d'allah b.s
 
wealthfund
wealthfundwealthfund
wealthfund
 
Lisa mar..[1]
Lisa  mar..[1]Lisa  mar..[1]
Lisa mar..[1]
 
Site visit report
Site visit reportSite visit report
Site visit report
 
Ujla Chaudharypdf
Ujla ChaudharypdfUjla Chaudharypdf
Ujla Chaudharypdf
 
Laformdelapersonamendel 3
Laformdelapersonamendel 3Laformdelapersonamendel 3
Laformdelapersonamendel 3
 
Aperture
ApertureAperture
Aperture
 
Find the Best Solutions for All Your Laptop Keyboard Keys’ Problems
Find the Best Solutions for All Your Laptop Keyboard Keys’ ProblemsFind the Best Solutions for All Your Laptop Keyboard Keys’ Problems
Find the Best Solutions for All Your Laptop Keyboard Keys’ Problems
 
Emulador Genymotion para PC
Emulador Genymotion para PCEmulador Genymotion para PC
Emulador Genymotion para PC
 
Formato normas-icontec (4)
Formato normas-icontec (4)Formato normas-icontec (4)
Formato normas-icontec (4)
 
Herramientas Eficaces de comunicación con los hijos
Herramientas Eficaces de comunicación con los hijosHerramientas Eficaces de comunicación con los hijos
Herramientas Eficaces de comunicación con los hijos
 

Similar to Choosing gates, Schematic Diagrams and Logic Gates Code

Number System & Logic Gate
Number System & Logic GateNumber System & Logic Gate
Number System & Logic Gate
Ashfakur Rahman
 
ECAD lab manual
ECAD lab manualECAD lab manual
ECAD lab manual
Dr. Swaminathan Kathirvel
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
Aishah928448
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
Nabarun Chakraborty
 
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer
Bharti Airtel Ltd.
 
2009 worldfinalproblemset
2009 worldfinalproblemset2009 worldfinalproblemset
2009 worldfinalproblemset
Luca Zannini
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
Nitesh Dubey
 
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docxLab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
DIPESH30
 
Karan
KaranKaran
12.Digital Logic.pdf
12.Digital Logic.pdf12.Digital Logic.pdf
12.Digital Logic.pdf
Export Promotion Bureau
 
PS3
PS3PS3
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
DamotTesfaye
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
ozgur_can
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
SaveraAyub2
 
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
IOSRJVSP
 
Programmable Logic Array
Programmable Logic Array Programmable Logic Array
Programmable Logic Array
Sharun Rajeev
 
e CAD lab manual
e CAD lab manuale CAD lab manual
e CAD lab manual
Amairullah Khan Lodhi
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
GulAhmad16
 
11.ppt
11.ppt11.ppt
11.ppt
GulAhmad16
 
Knowledge Engineering in FOL.
Knowledge Engineering in FOL.Knowledge Engineering in FOL.
Knowledge Engineering in FOL.
Megha Sharma
 

Similar to Choosing gates, Schematic Diagrams and Logic Gates Code (20)

Number System & Logic Gate
Number System & Logic GateNumber System & Logic Gate
Number System & Logic Gate
 
ECAD lab manual
ECAD lab manualECAD lab manual
ECAD lab manual
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer
 
2009 worldfinalproblemset
2009 worldfinalproblemset2009 worldfinalproblemset
2009 worldfinalproblemset
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docxLab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
 
Karan
KaranKaran
Karan
 
12.Digital Logic.pdf
12.Digital Logic.pdf12.Digital Logic.pdf
12.Digital Logic.pdf
 
PS3
PS3PS3
PS3
 
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
 
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptxDLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
 
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
Design and Synthesis of Multiplexer based Universal Shift Register using Reve...
 
Programmable Logic Array
Programmable Logic Array Programmable Logic Array
Programmable Logic Array
 
e CAD lab manual
e CAD lab manuale CAD lab manual
e CAD lab manual
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
 
11.ppt
11.ppt11.ppt
11.ppt
 
Knowledge Engineering in FOL.
Knowledge Engineering in FOL.Knowledge Engineering in FOL.
Knowledge Engineering in FOL.
 

Recently uploaded

Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
bijceesjournal
 
Software Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.pptSoftware Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.ppt
TaghreedAltamimi
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
Yasser Mahgoub
 
Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...
Prakhyath Rai
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
abbyasa1014
 
An improved modulation technique suitable for a three level flying capacitor ...
An improved modulation technique suitable for a three level flying capacitor ...An improved modulation technique suitable for a three level flying capacitor ...
An improved modulation technique suitable for a three level flying capacitor ...
IJECEIAES
 
Certificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi AhmedCertificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi Ahmed
Mahmoud Morsy
 
22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt
KrishnaveniKrishnara1
 
cnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classicationcnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classication
SakkaravarthiShanmug
 
Null Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAMNull Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAM
Divyanshu
 
CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1
PKavitha10
 
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
ydzowc
 
integral complex analysis chapter 06 .pdf
integral complex analysis chapter 06 .pdfintegral complex analysis chapter 06 .pdf
integral complex analysis chapter 06 .pdf
gaafergoudaay7aga
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Sinan KOZAK
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
Madan Karki
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
An Introduction to the Compiler Designss
An Introduction to the Compiler DesignssAn Introduction to the Compiler Designss
An Introduction to the Compiler Designss
ElakkiaU
 
Data Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptxData Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptx
ramrag33
 
BRAIN TUMOR DETECTION for seminar ppt.pdf
BRAIN TUMOR DETECTION for seminar ppt.pdfBRAIN TUMOR DETECTION for seminar ppt.pdf
BRAIN TUMOR DETECTION for seminar ppt.pdf
LAXMAREDDY22
 

Recently uploaded (20)

Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...Comparative analysis between traditional aquaponics and reconstructed aquapon...
Comparative analysis between traditional aquaponics and reconstructed aquapon...
 
Software Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.pptSoftware Quality Assurance-se412-v11.ppt
Software Quality Assurance-se412-v11.ppt
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
 
Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...Software Engineering and Project Management - Introduction, Modeling Concepts...
Software Engineering and Project Management - Introduction, Modeling Concepts...
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
 
An improved modulation technique suitable for a three level flying capacitor ...
An improved modulation technique suitable for a three level flying capacitor ...An improved modulation technique suitable for a three level flying capacitor ...
An improved modulation technique suitable for a three level flying capacitor ...
 
Certificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi AhmedCertificates - Mahmoud Mohamed Moursi Ahmed
Certificates - Mahmoud Mohamed Moursi Ahmed
 
22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt22CYT12-Unit-V-E Waste and its Management.ppt
22CYT12-Unit-V-E Waste and its Management.ppt
 
cnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classicationcnn.pptx Convolutional neural network used for image classication
cnn.pptx Convolutional neural network used for image classication
 
Null Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAMNull Bangalore | Pentesters Approach to AWS IAM
Null Bangalore | Pentesters Approach to AWS IAM
 
CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1CEC 352 - SATELLITE COMMUNICATION UNIT 1
CEC 352 - SATELLITE COMMUNICATION UNIT 1
 
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
原版制作(Humboldt毕业证书)柏林大学毕业证学位证一模一样
 
integral complex analysis chapter 06 .pdf
integral complex analysis chapter 06 .pdfintegral complex analysis chapter 06 .pdf
integral complex analysis chapter 06 .pdf
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
Optimizing Gradle Builds - Gradle DPE Tour Berlin 2024
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
An Introduction to the Compiler Designss
An Introduction to the Compiler DesignssAn Introduction to the Compiler Designss
An Introduction to the Compiler Designss
 
Data Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptxData Control Language.pptx Data Control Language.pptx
Data Control Language.pptx Data Control Language.pptx
 
BRAIN TUMOR DETECTION for seminar ppt.pdf
BRAIN TUMOR DETECTION for seminar ppt.pdfBRAIN TUMOR DETECTION for seminar ppt.pdf
BRAIN TUMOR DETECTION for seminar ppt.pdf
 

Choosing gates, Schematic Diagrams and Logic Gates Code

  • 1. International Journal of Engineering Science Invention ISSN (Online): 2319 – 6734, ISSN (Print): 2319 – 6726 www.ijesi.org ||Volume 5 Issue 11|| November 2016 || PP. 115-117 www.ijesi.org 115 | Page Choosing gates, Schematic Diagrams and Logic Gates Code Ismael Tabuñar Fortunado University of Santo Tomas, Manila, Philippines Abstract: Schematic diagrams that express an output depending on the design and inputs involved. These logic gates have 3 or more inputs and an output. The first input is for the choice and the next inputs are for the choices. Other variations of the choosing gates may be established. Polygons are the symbols for the choosing gates: diamond for three inputs, pentagon for four inputs, hexagon for five inputs stage so on and so forth. A line is connected per vertex to represent inputs and outputs. This be used in logic, computer science and electrical and electronics industry. Also, in addition, there is an optional code that will perform a specified logic operation. Keywords: Choosing, Codes, Logic Gates, Polygons, Schematic Diagrams I. Introduction There are many logic gates which are not, or, and, nor, xor, xnor, nand, … Basically they have one or two inputs and could be added together to have the desired output. (Anonymous 2016a) The choosing gates are influenced by a computer flowchart symbol, diamond. Conditional (or decision), represented as a diamond (rhombus). These typically contain a Yes/No question or True/False test. This symbol is unique in that it has two arrows coming out of it, usually from the bottom point and right point, one corresponding to Yes or True, and one corresponding to No or False. The arrows should always be labeled. More than two arrows can be used, but this is normally a clear indicator that a complex decision is being taken, in which case it may need to be broken-down further, or replaced with the "pre-defined process" symbol. (Anonymous 2016b) There are inventions which includes a plurality of inputs. (Ku & Eaton 2004 &) This is an addition to the existing logic gates. II. Technical Field A not input 1(opposite value) E or I xor B not input 2(opposite value) F and J xnor C not input 1 but input 2 G nor D not input 2 but input 1 H nand Figure 1: Logic Gates Code Figure 2: three-input choosing gate or the diamond choosing gate.
  • 2. Choosing gates, Schematic Diagrams and Logic Gates Code www.ijesi.org 116 | Page Figure 3: four-input choosing gate or pentagon choosing gate How to Use the Choosing Gates Schematic Diagrams (Steps) 1. These schematic diagrams are used in logic, computer science and electrical and electronics industries. Primarily this be used in industry of digital electronics. 2. A choice of a choosing gate must be made and inputs are required. 3. The first input is for the choice; the next inputs are for the choices. Figure 4: Truth Table for three inputs Figure 5: Truth Table for four inputs Note: For inputs more than 4, you can easily make a truth table by inserting tables making the necessary adjustments just following the steps. Description General Appearance (Schematic Diagrams are Drawings or Symbols.) Polygons are used. Diamond for three inputs, pentagon for four inputs, … One line is connected to every vertex to represent the inputs and output. CODE (A code may be applied in the first input.) Input 1 Input 2 = 0 Input 3 = 1 Output 0 0 0 0 1 0 0 0 0 1 0 1 1 1 0 0 0 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 Input 1 Input 2 = A Input 3 = B Input 4 = C Output A 0 0 0 0 B 0 0 0 0 C 0 0 0 0 A 0 0 1 0 B 0 0 1 0 C 0 0 1 1 A 0 1 0 0 B 0 1 0 1 C 0 1 0 0 A 1 0 0 1 B 1 0 0 0 C 1 0 0 0 A 0 1 1 0 B 0 1 1 1 C 0 1 1 1 A 1 0 1 1 B 1 0 1 0 C 1 0 1 1 A 1 1 0 1 B 1 1 0 1 C 1 1 0 0 A 1 1 1 1 B 1 1 1 1 C 1 1 1 1
  • 3. Choosing gates, Schematic Diagrams and Logic Gates Code www.ijesi.org 117 | Page III. Conclusion A choosing gate schematic diagram having three inputs and an output, represented by a diamond with a line to each of its vertex, would be called the three-input choosing gate or the diamond choosing gate. Choosing gates schematic diagrams having four or more inputs and an output, represented by polygons with a line to each of its vertex, would be called depending on the inputs: four inputs are four-input choosing gate or pentagon choosing gate, five inputs are five-input choosing gate or hexagon choosing gate so on and so forth. There is an optional code which can be used to have a logic gate operation. References [1]. Anonymous (2016a). Logic Gates. http://whatis.techtarget.com/definition/logic-gate-AND-OR-XOR-NOT-NAND-NOR-and- XNOR. [2]. Anonymous (2016b). Conditional Flowchart Symbol. http://www.conceptdraw.com/How-To-Guide/flowchart-symbols. [3]. Ku, Joseph & Eaton, James (2004). Low power logic gate. US20040141400 A1. [4]. Moore, Donald W. (1986). Amenable logic gate and method of testing. WO1986003592 A1.