This document presents a new technique for designing an area efficient FFT/IFFT processor for WPAN applications using a Radix-25 algorithm and Wallace tree multiplier. The proposed design reduces the size of the twiddle factor memory and number of complex multiplications compared to previous designs. Simulation results show the proposed design occupies less area (14% of total logic elements) and has lower hardware complexity than prior approaches.