Submit Search
Upload
Zynq Architecture Overview
•
5 likes
•
4,206 views
AI-enhanced title
Nguyen Le Hung Nguyen
Follow
Zynq architecture
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 40
Download now
Download to read offline
Recommended
Fpga Knowledge
Fpga Knowledge
ranvirsingh
System on Chip (SoC)
System on Chip (SoC)
Dimas Ruliandi
Fundamentals of FPGA
Fundamentals of FPGA
velamakuri
SOC design
SOC design
Vinchipsytm Vlsitraining
System On Chip
System On Chip
A B Shinde
FPGA
FPGA
Abhilash Nair
Microblaze
Microblaze
Krunal Siddhapathak
dual-port RAM (DPRAM)
dual-port RAM (DPRAM)
SACHINKUMAR1890
Recommended
Fpga Knowledge
Fpga Knowledge
ranvirsingh
System on Chip (SoC)
System on Chip (SoC)
Dimas Ruliandi
Fundamentals of FPGA
Fundamentals of FPGA
velamakuri
SOC design
SOC design
Vinchipsytm Vlsitraining
System On Chip
System On Chip
A B Shinde
FPGA
FPGA
Abhilash Nair
Microblaze
Microblaze
Krunal Siddhapathak
dual-port RAM (DPRAM)
dual-port RAM (DPRAM)
SACHINKUMAR1890
PLDs
PLDs
VisualBee.com
Message Signaled Interrupts
Message Signaled Interrupts
Anshuman Biswal
Fpga
Fpga
bharadwajareddy
Field programable gate array
Field programable gate array
Neha Agarwal
Synchronous and asynchronous clock
Synchronous and asynchronous clock
Nallapati Anindra
ARM CORTEX M3 PPT
ARM CORTEX M3 PPT
Gaurav Verma
zynq.ppt
zynq.ppt
ssuser5e58621
System On Chip (SOC)
System On Chip (SOC)
Shivam Gupta
Metastability
Metastability
Nallapati Anindra
ARM architcture
ARM architcture
Hossam Adel
SPI Protocol
SPI Protocol
Anurag Tomar
SoC Design
SoC Design
VinChip Systems - VinTrain VLSI Academy
PCI express
PCI express
sarangaprabod
Actel fpga
Actel fpga
Anish Gupta
SATA Protocol
SATA Protocol
Nirav Desai
Clock Tree Timing 101
Clock Tree Timing 101
Silicon Labs
Introduction to FPGAs
Introduction to FPGAs
Sudhanshu Janwadkar
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
shaotao liu
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Shrishail Bhat
Introduction to stm32-part2
Introduction to stm32-part2
Amr Ali (ISTQB CTAL Full, CSM, ITIL Foundation)
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
International Journal of Engineering Inventions www.ijeijournal.com
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
FPGA Central
More Related Content
What's hot
PLDs
PLDs
VisualBee.com
Message Signaled Interrupts
Message Signaled Interrupts
Anshuman Biswal
Fpga
Fpga
bharadwajareddy
Field programable gate array
Field programable gate array
Neha Agarwal
Synchronous and asynchronous clock
Synchronous and asynchronous clock
Nallapati Anindra
ARM CORTEX M3 PPT
ARM CORTEX M3 PPT
Gaurav Verma
zynq.ppt
zynq.ppt
ssuser5e58621
System On Chip (SOC)
System On Chip (SOC)
Shivam Gupta
Metastability
Metastability
Nallapati Anindra
ARM architcture
ARM architcture
Hossam Adel
SPI Protocol
SPI Protocol
Anurag Tomar
SoC Design
SoC Design
VinChip Systems - VinTrain VLSI Academy
PCI express
PCI express
sarangaprabod
Actel fpga
Actel fpga
Anish Gupta
SATA Protocol
SATA Protocol
Nirav Desai
Clock Tree Timing 101
Clock Tree Timing 101
Silicon Labs
Introduction to FPGAs
Introduction to FPGAs
Sudhanshu Janwadkar
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
shaotao liu
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Shrishail Bhat
Introduction to stm32-part2
Introduction to stm32-part2
Amr Ali (ISTQB CTAL Full, CSM, ITIL Foundation)
What's hot
(20)
PLDs
PLDs
Message Signaled Interrupts
Message Signaled Interrupts
Fpga
Fpga
Field programable gate array
Field programable gate array
Synchronous and asynchronous clock
Synchronous and asynchronous clock
ARM CORTEX M3 PPT
ARM CORTEX M3 PPT
zynq.ppt
zynq.ppt
System On Chip (SOC)
System On Chip (SOC)
Metastability
Metastability
ARM architcture
ARM architcture
SPI Protocol
SPI Protocol
SoC Design
SoC Design
PCI express
PCI express
Actel fpga
Actel fpga
SATA Protocol
SATA Protocol
Clock Tree Timing 101
Clock Tree Timing 101
Introduction to FPGAs
Introduction to FPGAs
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Embedded Systems (18EC62) - ARM Cortex-M3 Instruction Set and Programming (Mo...
Introduction to stm32-part2
Introduction to stm32-part2
Viewers also liked
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
International Journal of Engineering Inventions www.ijeijournal.com
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
FPGA Central
Debian Linux on Zynq (Xilinx ARM-SoC FPGA) Setup Flow (Vivado 2015.4)
Debian Linux on Zynq (Xilinx ARM-SoC FPGA) Setup Flow (Vivado 2015.4)
Shinya Takamaeda-Y
ds188-XA-Zynq-7000-Overview
ds188-XA-Zynq-7000-Overview
Angela Suen
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
IJORCS
tau 2015 spyrou fpga timing
tau 2015 spyrou fpga timing
Tom Spyrou
Viewers also liked
(6)
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
FPGA Implementation of High Speed FIR Filters and less power consumption stru...
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Debian Linux on Zynq (Xilinx ARM-SoC FPGA) Setup Flow (Vivado 2015.4)
Debian Linux on Zynq (Xilinx ARM-SoC FPGA) Setup Flow (Vivado 2015.4)
ds188-XA-Zynq-7000-Overview
ds188-XA-Zynq-7000-Overview
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
FPGA Implementation of FIR Filter using Various Algorithms: A Retrospective
tau 2015 spyrou fpga timing
tau 2015 spyrou fpga timing
Similar to Zynq Architecture Overview
Zynq 7010
Zynq 7010
Nivas Regeti
System_on_Chip_SOC.ppt
System_on_Chip_SOC.ppt
zahixdd
MYC-C7Z015 CPU Module
MYC-C7Z015 CPU Module
Linda Zhang
ARM AAE - Architecture
ARM AAE - Architecture
Anh Dung NGUYEN
So c
So c
Navathej Bangari
Overview of ST7 8-bit Microcontrollers
Overview of ST7 8-bit Microcontrollers
Premier Farnell
Design of 32 Bit Processor Using 8051 and Leon3 (Progress Report)
Design of 32 Bit Processor Using 8051 and Leon3 (Progress Report)
Talal Khaliq
Presentation sparc m6 m5-32 server technical overview
Presentation sparc m6 m5-32 server technical overview
solarisyougood
TRACK B: Multicores & Network On Chip Architectures/ Oren Hollander
TRACK B: Multicores & Network On Chip Architectures/ Oren Hollander
chiportal
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
Amr Rashed
Introduction to Advanced embedded systems course
Introduction to Advanced embedded systems course
anishgoel
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
Odinot Stanislas
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
SnehaLatha68
PIC Introduction and explained in detailed
PIC Introduction and explained in detailed
Ankita Tiwari
Palestra IBM-Mack Zvm linux
Palestra IBM-Mack Zvm linux
Vivaldo Jose Breternitz
Sybsc cs sem 3 physical computing and iot programming unit 1
Sybsc cs sem 3 physical computing and iot programming unit 1
WE-IT TUTORIALS
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
Talal Khaliq
Arm DynamIQ: Intelligent Solutions Using Cluster Based Multiprocessing
Arm DynamIQ: Intelligent Solutions Using Cluster Based Multiprocessing
Arm
Nios2 and ip core
Nios2 and ip core
anishgoel
TMS320C5x
TMS320C5x
DeekshithaReddy23
Similar to Zynq Architecture Overview
(20)
Zynq 7010
Zynq 7010
System_on_Chip_SOC.ppt
System_on_Chip_SOC.ppt
MYC-C7Z015 CPU Module
MYC-C7Z015 CPU Module
ARM AAE - Architecture
ARM AAE - Architecture
So c
So c
Overview of ST7 8-bit Microcontrollers
Overview of ST7 8-bit Microcontrollers
Design of 32 Bit Processor Using 8051 and Leon3 (Progress Report)
Design of 32 Bit Processor Using 8051 and Leon3 (Progress Report)
Presentation sparc m6 m5-32 server technical overview
Presentation sparc m6 m5-32 server technical overview
TRACK B: Multicores & Network On Chip Architectures/ Oren Hollander
TRACK B: Multicores & Network On Chip Architectures/ Oren Hollander
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
Introduction to Advanced embedded systems course
Introduction to Advanced embedded systems course
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
PIC Introduction and explained in detailed
PIC Introduction and explained in detailed
Palestra IBM-Mack Zvm linux
Palestra IBM-Mack Zvm linux
Sybsc cs sem 3 physical computing and iot programming unit 1
Sybsc cs sem 3 physical computing and iot programming unit 1
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
Arm DynamIQ: Intelligent Solutions Using Cluster Based Multiprocessing
Arm DynamIQ: Intelligent Solutions Using Cluster Based Multiprocessing
Nios2 and ip core
Nios2 and ip core
TMS320C5x
TMS320C5x
Recently uploaded
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Dr.Costas Sachpazis
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Call Girls in Nagpur High Profile
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
upamatechverse
Glass Ceramics: Processing and Properties
Glass Ceramics: Processing and Properties
Prabhanshu Chaturvedi
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
ranjana rawat
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
upamatechverse
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
Call Girls in Nagpur High Profile Call Girls
Extrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
120cr0395
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
M Maged Hegazy, LLM, MBA, CCP, P3O
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
pranjaldaimarysona
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
sanyuktamishra911
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Call Girls in Nagpur High Profile
Call Girls Service Nashik Vaishnavi 7001305949 Independent Escort Service Nashik
Call Girls Service Nashik Vaishnavi 7001305949 Independent Escort Service Nashik
Call Girls in Nagpur High Profile
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Christo Ananth
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
rakeshbaidya232001
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
rknatarajan
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
dharasingh5698
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
MANUFACTURING PROCESS-II UNIT-1 THEORY OF METAL CUTTING
MANUFACTURING PROCESS-II UNIT-1 THEORY OF METAL CUTTING
SIVASHANKAR N
Recently uploaded
(20)
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
Glass Ceramics: Processing and Properties
Glass Ceramics: Processing and Properties
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
Extrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
Processing & Properties of Floor and Wall Tiles.pptx
Processing & Properties of Floor and Wall Tiles.pptx
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Call Girls Service Nashik Vaishnavi 7001305949 Independent Escort Service Nashik
Call Girls Service Nashik Vaishnavi 7001305949 Independent Escort Service Nashik
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
MANUFACTURING PROCESS-II UNIT-1 THEORY OF METAL CUTTING
MANUFACTURING PROCESS-II UNIT-1 THEORY OF METAL CUTTING
Zynq Architecture Overview
1.
This material exempt
per Department of Commerce license exception TSU Zynq 14.2 Version Zynq Architecture © Copyright 2012 Xilinx
2.
After completing this
module, you will be able to: – Identify the basic building blocks of the Zynq™ architecture processing system (PS) – Describe the usage of the Cortex-A9 processor memory space – Connect the PS to the programmable logic (PL) through the AXI ports – Generate clocking sources for the PL peripherals – List the various AXI-based system architectural models – Name the five AXI channels – Describe the operation of the AXI streaming protocol Objectives Zynq Architecture 12-2 © Copyright 2012 Xilinx
3.
Zynq All Programmable
SoC (AP SoC) Zynq AP SoC Processing System (PS) Processor Peripherals Clock, Reset, and Debug Features AXI Interfaces Summary Outline Zynq Architecture 12-3 © Copyright 2012 Xilinx
4.
Complete ARM®-based processing
system – Application Processor Unit (APU) • Dual ARM Cortex™-A9 processors • Caches and support blocks – Fully integrated memory controllers – I/O peripherals Tightly integrated programmable logic – Used to extend the processing system – Scalable density and performance Flexible array of I/O – Wide range of external multi-standard I/O – High-performance integrated serial transceivers – Analog-to-digital converter inputs Zynq-7000 Family Highlights Zynq Architecture 12-4 © Copyright 2012 Xilinx
5.
Zynq-7000 AP SoC
Block Diagram Zynq Architecture 12-5 © Copyright 2012 Xilinx
6.
The Zynq-7000 AP
SoC architecture consists of two major sections – PS: Processing system • Dual ARM Cortex-A9 processor based • Multiple peripherals • Hard silicon core – PL: Programmable logic • Shares the same 7 series programmable logic as Artix™-based devices: Z-7010 and Z-7020 (high-range I/O banks only) Kintex™-based devices: Z-7030 and Z-7045 (mix of high-range and high-performance I/O banks) The PS and the PL Zynq Architecture 12-6 © Copyright 2012 Xilinx
7.
ARM Cortex-A9 processor
implements the ARMv7-A architecture – ARMv7 is the ARM Instruction Set Architecture (ISA) – ARMv7-A: Application set that includes support for a Memory Management Unit (MMU) – ARMv7-R: Real-time set that includes support for a Memory Protection Unit (MPU) – ARMv7-M: Microcontroller set that is the smallest set The ARMv7 ISA includes the following types of instructions (for backwards compatibility) – Thumb instructions: 16 bits; Thumb-2 instructions: 32 bits – NEON: ARM’s Single Instruction Multiple Data (SIMD) instructions ARM Advanced Microcontroller Bus Architecture (AMBA®) protocol – AXI3: Third-generation ARM interface – AXI4: Adding to the existing AXI definition (extended bursts, subsets) Cortex is the new family of processors – ARM family is older generation; Cortex is current; MMUs in Cortex processors and MPUs in ARM ARM Processor Architecture Zynq Architecture 12-7 © Copyright 2012 Xilinx
8.
Dual-core processor cluster
2.5 DMIP/MHz per processor Harvard architecture Self-contained 32KB L1 caches for instructions and data External memory based 512KB L2 cache Automatic cache coherency between processor cores 800-MHz operation (fastest speed grade) ARM Cortex-A9 Processor Power Zynq Architecture 12-8 © Copyright 2012 Xilinx
9.
Zynq All Programmable
SoC (AP SoC) Zynq AP SoC Processing System (PS) Processor Peripherals Clock, Reset, and Debug Features AXI Interfaces Summary Outline Zynq Architecture 12-9 © Copyright 2012 Xilinx
10.
ARM Cortex-A9 Processor
Micro-Architecture Instruction pipeline supports out-of- order instruction issue and completion Register renaming to enable execution speculation Non-blocking memory system with load-store forwarding Fast loop mode in instruction pre-fetch to lower power consumption Zynq Architecture 12-10 © Copyright 2012 Xilinx
11.
Variable length, out-of-order,
eight-stage, super-scalar instruction pipeline – Advanced pre-fetch with parallel branch pipeline enabling early branch prediction and resolution – Multi-issued into • Primary data processing pipeline • Secondary full data processing pipeline • Load-store pipeline • Compute engine (FPU/NEON) pipeline Speculative execution – Supports virtual renaming of ARM physical registers to remove pipeline stalls due to data dependencies – Increased processor utilization and hiding of memory latencies – Increased performance by hardware unrolling of code loops – Reduced interrupt latency via speculative entry to Interrupt Service Routine (ISR) ARM Cortex-A9 Processor Micro-Architecture Zynq Architecture 12-11 © Copyright 2012 Xilinx
12.
Application processing unit
(APU) I/O peripherals (IOP) – Multiplexed I/O (MIO), extended multiplexed I/O (EMIO) Memory interfaces PS interconnect DMA Timers – Public and private General interrupt controller (GIC) On-chip memory (OCM): RAM Debug controller: CoreSight PS Components Zynq Architecture 12-12 © Copyright 2012 Xilinx
13.
Processing System Interconnect
(1) Programmable logic to memory – Two ports to DDR – One port to OCM SRAM Central interconnect – Enables other interconnects to communicate Peripheral master – USB, GigE, SDIO connects to DDR and PL via the central interconnect Peripheral slave – CPU, DMA, and PL access to IOP peripherals Zynq Architecture 12-13 © Copyright 2012 Xilinx
14.
Processing System Interconnect
(2) Processing system master – Two ports from the processing system to programmable logic – Connects the CPU block to common peripherals through the central interconnect Processing system slave – Two ports from programmable logic to the processing system Zynq Architecture 12-14 © Copyright 2012 Xilinx
15.
The Cortex-A9 processor
uses 32-bit addressing All PS peripherals and PL peripherals are memory mapped to the Cortex-A9 processor cores All slave PL peripherals will be located between 4000_0000 and 7FFF_FFFF (connected to GP0) and 8000_0000 and BFFF_FFFF (connected to GP1) Memory Map Zynq Architecture 12-15 © Copyright 2012 Xilinx
16.
On-chip memory (OCM)
– RAM – Boot ROM DDRx dynamic memory controller – Supports LPDDR2, DDR2, DDR3 Flash/static, memory controller – Supports SRAM, QSPI, NAND/NOR FLASH Zynq AP SoC Memory Resources Zynq Architecture 12-16 © Copyright 2012 Xilinx
17.
CPU0 boots from
OCM ROM; CPU1 goes into a sleep state On-chip boot loader in OCM ROM (Stage 0 boot) Processor loads First Stage Boot Loader (FSBL) from external flash memory – NOR – NAND – Quad-SPI – SD Card – JTAG; not a memory device—used for development/debug only – Boot source selected via package bootstrapping pins Optional secure boot mode allows the loading of encrypted software from the flash boot memory PS Boots First Zynq Architecture 12-17 © Copyright 2012 Xilinx
18.
The programmable logic
is configured after the PS boots Performed by application software accessing the hardware device configuration unit – Bitstream image transferred – 100-MHz, 32-bit PCAP stream interface – Decryption/authentication hardware option for encrypted bitstreams • In secure boot mode, this option can be used for software memory load – Built-in DMA allows simultaneous PL configuration and OS memory loading Configuring the PL Zynq Architecture 12-18 © Copyright 2012 Xilinx
19.
Zynq All Programmable
SoC (AP SoC) Zynq AP SoC Processing System (PS) Processor Peripherals Clock, Reset, and Debug Features AXI Interfaces Summary Outline Zynq Architecture 12-19 © Copyright 2012 Xilinx
20.
Input/Output Peripherals Two
GigE Two USB Two SPI Two SD/SDIO Two CAN Two I2C Two UART Four 32-bit GPIOs Static memories – NAND, NOR/SRAM, Quad SPI Trace ports Zynq Architecture 12-20 © Copyright 2012 Xilinx
21.
External interface to
PS I/O peripheral ports – 54 dedicated package pins available – Software configurable • Automatically added to bootloader by tools – Not available for all peripheral ports • Some ports can only use EMIO Multiplexed I/O (MIO) Zynq Architecture 12-21 © Copyright 2012 Xilinx
22.
Extended interface to
PS I/O peripheral ports – EMIO: Peripheral port to programmable logic – Alternative to using MIO – Mandatory for some peripheral ports – Facilitates • Connection to peripheral in programmable logic • Use of general I/O pins to supplement MIO pin usage • Alleviates competition for MIO pin usage Extended Multiplexed I/O (EMIO) Zynq Architecture 12-22 © Copyright 2012 Xilinx
23.
AXI high-performance slave
ports (HP0-HP3) – Configurable 32-bit or 64-bit data width – Access to OCM and DDR only – Conversion to processing system clock domain – AXI FIFO Interface (AFI) are FIFOs (1KB) to smooth large data transfers AXI general-purpose ports (GP0-GP1) – Two masters from PS to PL – Two slaves from PL to PS – 32-bit data width – Conversation and sync to processing system clock domain PS-PL Interfaces Zynq Architecture 12-23 © Copyright 2012 Xilinx
24.
One 64-bit accelerator
coherence port (ACP) AXI slave interface to CPU memory DMA, interrupts, events signals – Processor event bus for signaling event information to the CPU – PL peripheral IP interrupts to the PS general interrupt controller (GIC) – Four DMA channel RDY/ACK signals Extended multiplexed I/O (EMIO) allows PS peripheral ports access to PL logic and device I/O pins Clock and resets – Four PS clock outputs to the PL with enable control – Four PS reset outputs to the PL Configuration and miscellaneous PS-PL Interfaces Zynq Architecture 12-24 © Copyright 2012 Xilinx
25.
Zynq All Programmable
SoC (AP SoC) Zynq AP SoC Processing System (PS) Processor Peripherals Clock, Reset, and Debug Features AXI Interfaces Summary Outline Zynq Architecture 12-25 © Copyright 2012 Xilinx
26.
PS clocks –
PS clock source from external package pin – PS has three PLLs for clock generation – PS has four clock ports to PL The PL has 7 series clocking resources – PL has a different clock source domain compared to the PS – The clock to PL can be sourced from external clock capable pins – Can use one of the four PS clocks as source Synchronizing the clock between PL and PS is taken care of by the architecture of the PS PL cannot supply clock source to PS PL Clocking Sources Zynq Architecture 12-26 © Copyright 2012 Xilinx
27.
Clocking the PL
Zynq Architecture 12-27 © Copyright 2012 Xilinx
28.
Clock Generation (Using
Zynq Tab) The Clock Generator allows the configuration of PLL components for both the PS and PL of the Zynq AP SoC – One input reference clock Access the GUI by clicking the Clock Generation block in the Zynq tab of the SAV Configure the PS Peripheral Clock in the Zynq tab – PS uses a dedicated PLL clock – PS I/O peripherals use the I/O PLL clock and ARM PLL Clock to PL is disabled if PS clocking is present Zynq Architecture 12-28 © Copyright 2012 Xilinx
29.
Internal resets –
Power-on reset (POR) – Watchdog resets from the three watchdog timers – Secure violation reset PS resets – External reset: PS_SRST_B – Warm reset: SRSTB PL resets – Four reset outputs from PS to PL – FCLK_RESET[3:0] Zynq Resets Zynq Architecture 12-29 © Copyright 2012 Xilinx
30.
Zynq All Programmable
SoC (AP SoC) Zynq AP SoC Processing System (PS) Processor Peripherals Clock, Reset, and Debug Features AXI Interfaces Summary Outline Zynq Architecture 12-30 © Copyright 2012 Xilinx
31.
AXI is Part
of ARM’s AMBA AMBA APB AHB AXI Older Performance Newer AMBA 3.0 (2003) AMBA: Advanced Microcontroller Bus Architecture AXI: Advanced Extensible Interface Zynq Architecture 12-31 © Copyright 2012 Xilinx
32.
AXI is Part
of AMBA AMBA APB AHB AXI AXI-4 Memory Map AXI-4 Stream AXI-4 Lite ATB AMBA 3.0 (2003) AMBA 4.0 (2010) Same Spec Enhancements for FPGAs Interface Features Similar to Memory Map / Full (AXI4) Traditional Address/Data Burst (single address, multiple data) PLBv46, PCI Streaming (AXI4-Stream) Data-Only, Burst Local Link / DSP Interfaces / FIFO / FSL Lite (AXI4-Lite) Traditional Address/Data—No Burst (single address, single data) PLBv46-single OPB Zynq Architecture 12-32 © Copyright 2012 Xilinx
33.
Basic AXI Signaling
– 5 Channels 1. Read Address Channel 2. Read Data Channel 3.Write Address Channel 4.Write Data Channel 5.Write Response Channel Zynq Architecture 12-33 © Copyright 2012 Xilinx
34.
The AXI Interface—AX4-Lite
No burst Data width 32 or 64 only – Xilinx IP only supports 32-bits Very small footprint Bridging to AXI4 handled automatically by AXI_Interconnect (if needed) AXI4-Lite Read AXI4-Lite Write Zynq Architecture 12-34 © Copyright 2012 Xilinx
35.
The AXI Interface—AXI4
Sometimes called “Full AXI” or “AXI Memory Mapped” – Not ARM-sanctioned names Single address multiple data – Burst up to 256 data beats Data Width parameterizable – 1024 bits AXI4 Read AXI4 Write Zynq Architecture 12-35 © Copyright 2012 Xilinx
36.
The AXI Interface—AXI4-Stream
No address channel, no read and write, always just master to slave – Effectively an AXI4 “write data” channel Unlimited burst length – AXI4 max 256 – AXI4-Lite does not burst Virtually same signaling as AXI Data Channels – Protocol allows merging, packing, width conversion – Supports sparse, continuous, aligned, unaligned streams AXI4-Stream Transfer Zynq Architecture 12-36 © Copyright 2012 Xilinx
37.
May not have
packets – E.g. Digital up converter • No concept of address • Free-running data (in this case) • In this situation, AXI4-Stream would optimize to a very simple interface May have packets – E.g. PCIe • Their packets may contain different information • Typically bridge logic of some sort is needed Streaming Applications Zynq Architecture 12-37 © Copyright 2012 Xilinx
38.
Zynq All Programmable
SoC (AP SoC) Zynq AP SoC Processing System (PS) Processor Peripherals Clock, Reset, and Debug Features AXI Interfaces Summary Outline Zynq Architecture 12-38 © Copyright 2012 Xilinx
39.
The Zynq-7000 processing
platform is a system on a chip (SoC) processor with embedded programmable logic The processing system (PS) is the hard silicon dual core consisting of – APU and list components • Two Cortex-A9 processors • NEON co-processor • General interrupt controller (GIC) • General and watchdog timers – I/O peripherals – External memory interfaces Summary Zynq Architecture 12-39 © Copyright 2012 Xilinx
40.
The programmable logic
(PL) consists of 7 series devices AXI is an interface providing high performance through point-to-point connection AXI has separate, independent read and write interfaces implemented with channels The AXI4 interface offers improvements over AXI3 and defines – Full AXI memory mapped – AXI Lite – AXI Stream Tightly coupled AXI ports interface the PL and PS for maximum performance The PS boots from a selection of external memory devices The PL is configured by and after the PS boots The PS provides clocking resources to the PL The PL may not provide clocking to the PS Summary Zynq Architecture 12-40 © Copyright 2012 Xilinx
Download now