SlideShare a Scribd company logo
1 of 5
We Also Provide SYNOPSIS AND PROJECT.
Contact www.kimsharma.co.in for best and lowest cost solution or
Email: amitymbaassignment@gmail.com
Call: 9971223030
Q1. What are flip flop circuits in digital electronics? Discuss race around condition in J-K Flip
Flop.
Q2. What is virtual memory? How address mapping is done in cache memory? Elaborate your
answer with examples.
Q3. Design8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13)
Q4. How branching takes place in Instruction pipeline. Explain with suitable e xamples
Q5. Write short notes on any three of the following.
a) Microprocessor
b) Modes of data transfer.
c) I/O processor
d) Associative memory
e) Software and Hardware interrupt
Q6. Designa mod-15 counter. Explain the various steps in designing the counter
Q7. What are shift registers? Designa 8 bit shift register with features like PISO, SISO, SIPO and PIPO.
Q8. Compare RISC & CISC architecture.
Case Study
Q1. Give the organization of Micro programmed control unit and explain its operation.
Explain the role of address sequencer in detail. If you convert your control unit to
hardwired unit, what are the changes you will observe?
Q2. Explain in details the block diagram of timing and control unit.
1. Where does a computer add and compare data?
2. Which of the following registers is used to keep track of address of the memory location
where the next instruction is located?
Question 3: A complete microcomputer system consists of
Question 4: CPU does not perform the operation
Question 5: Pipelining strategy is called implement
Question 6: A stack is
Question 7: A stack pointer is
Question 8: The branch logic that provides decision making capabilities in the control unit is
known as
Question 9: Interrupts which are initiated by an instruction are
Question 10: A time sharing system imply
11. Processors of all computers, whether micro, mini or mainframe must have
Question 12: What is the control unit's function in the CPU?
Question 13: What is meant by a dedicated computer?
b. which is assigned to one and only one task
Question 14: The most common addressing techiniques employed by a CPU is
a. immediate
b. direct
c. indirect
d. register
e. all of the above
Question 15: Pipeline implement
a. fetch instruction
b. decode instruction
c. fetch operand
d. calculate operand
e. execute instruction
f. all of abve
Question 16: Which of the following code is used in present day computing was developed by
IBM corporation?
d. EBCDIC code
Question 17: When a subroutine is called, the address of the instruction following the CALL
instructions stored in/on the
d. stack
Question 18: A microprogram written as string of 0's and 1's is a
d. binary microprogram
Question 19: Memory access in RISC architecture is limited to instructions
c. STA and LDA
20. A collection of 8 bits is called
a. byte
Question 21: An AND gate generates a high output when--
B All of its inputs are high
Question 22: How many address lines are needed to address each memory locations in a 2048 x
4 memory chip?
b. 11
23. A computer program that converts an entire program into machine language at one time is
called a/an
c. compiler
Question 24: In immediate addressing the operand is placed
b. after OP code in the instruction
Question 25: Microprocessor 8085 can address location upto
c. 64K
Question 26: The ALU and control unit of most of the microcomputers are combined and
manufacture on a single silicon chip. What is it called?
b. microprocessor
Question 27: When the RET instruction at the end of subroutine is executed,
c. two data bytes stored in the top two locations of the stack are transferred to the program
counter
Question 28: A microporgram is sequencer perform the operation
e. read and execute
Question 29: Interrupts which are initiated by an I/O drive are
b. external
30. A 32-bit processor has
D 32-bit bus or 32-bit registers
31. Clock speed is measured in—
D Hertz
32. A parity bit is—
B Used to detect errors
33. On-chip cache has—
A Lower access time than RAM
34. The system bus is made up of—
D Data bus, control bus and address bus
35. Modern processor chips may be classified as—
A LSI
36. A nanosecond is—
D 10-9 sec
37. The clock speed of a modern PC is of the order of—
C 400 Mhz
38. An OR gate generates a low output when—
D Power fails
39. The ascending order or a data Hierarchy is—
A bit - bytes - fields - record - file - database
40. A conditional jump instruction--
A Always cause a transfer of control

More Related Content

What's hot

Difference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanDifference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanKailas Kharse
 
L10 assembly-language-programming-of-atmega328 p
L10 assembly-language-programming-of-atmega328 pL10 assembly-language-programming-of-atmega328 p
L10 assembly-language-programming-of-atmega328 prsamurti
 
The Digital Logic Level
The Digital Logic LevelThe Digital Logic Level
The Digital Logic LevelLiEdo
 
L12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 pL12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 prsamurti
 
L4 speeding-up-execution
L4 speeding-up-executionL4 speeding-up-execution
L4 speeding-up-executionrsamurti
 
ARM Versions, architecture
ARM Versions, architectureARM Versions, architecture
ARM Versions, architectureKarthik Vivek
 
Arm cortex R(real time)processor series
Arm cortex R(real time)processor series Arm cortex R(real time)processor series
Arm cortex R(real time)processor series Ronak047
 
8086 MICROPROCESSOR
8086 MICROPROCESSOR8086 MICROPROCESSOR
8086 MICROPROCESSORAlxus Shuvo
 
16bit RISC Processor
16bit RISC Processor16bit RISC Processor
16bit RISC ProcessorShashi Suman
 
ParallelLogicToEventDrivenFirmware_Doin
ParallelLogicToEventDrivenFirmware_DoinParallelLogicToEventDrivenFirmware_Doin
ParallelLogicToEventDrivenFirmware_DoinJonny Doin
 
Computer Fundamentals Test
Computer Fundamentals TestComputer Fundamentals Test
Computer Fundamentals TestSamir Sabry
 
Arm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_armArm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_armPrashant Ahire
 
Lec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIW
Lec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIWLec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIW
Lec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIWHsien-Hsin Sean Lee, Ph.D.
 
Applications - embedded systems
Applications - embedded systemsApplications - embedded systems
Applications - embedded systemsDr.YNM
 

What's hot (20)

Difference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanDifference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neuman
 
L10 assembly-language-programming-of-atmega328 p
L10 assembly-language-programming-of-atmega328 pL10 assembly-language-programming-of-atmega328 p
L10 assembly-language-programming-of-atmega328 p
 
21PSP13
21PSP1321PSP13
21PSP13
 
The Digital Logic Level
The Digital Logic LevelThe Digital Logic Level
The Digital Logic Level
 
L12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 pL12 c-language-programming-of-atmega328 p
L12 c-language-programming-of-atmega328 p
 
L4 speeding-up-execution
L4 speeding-up-executionL4 speeding-up-execution
L4 speeding-up-execution
 
Lecture 1 microcontroller overview
Lecture 1   microcontroller overviewLecture 1   microcontroller overview
Lecture 1 microcontroller overview
 
ARM Versions, architecture
ARM Versions, architectureARM Versions, architecture
ARM Versions, architecture
 
Unit2 arm
Unit2 armUnit2 arm
Unit2 arm
 
Arm cortex R(real time)processor series
Arm cortex R(real time)processor series Arm cortex R(real time)processor series
Arm cortex R(real time)processor series
 
H.R Notes
H.R NotesH.R Notes
H.R Notes
 
8086 MICROPROCESSOR
8086 MICROPROCESSOR8086 MICROPROCESSOR
8086 MICROPROCESSOR
 
RISC AND CISC PROCESSOR
RISC AND CISC PROCESSORRISC AND CISC PROCESSOR
RISC AND CISC PROCESSOR
 
Risc & cisk
Risc & ciskRisc & cisk
Risc & cisk
 
16bit RISC Processor
16bit RISC Processor16bit RISC Processor
16bit RISC Processor
 
ParallelLogicToEventDrivenFirmware_Doin
ParallelLogicToEventDrivenFirmware_DoinParallelLogicToEventDrivenFirmware_Doin
ParallelLogicToEventDrivenFirmware_Doin
 
Computer Fundamentals Test
Computer Fundamentals TestComputer Fundamentals Test
Computer Fundamentals Test
 
Arm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_armArm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_arm
 
Lec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIW
Lec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIWLec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIW
Lec15 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- EPIC VLIW
 
Applications - embedded systems
Applications - embedded systemsApplications - embedded systems
Applications - embedded systems
 

Similar to Digital Electronics & Computer Oraganisation

Computer Architecture – An Introduction
Computer Architecture – An IntroductionComputer Architecture – An Introduction
Computer Architecture – An IntroductionDilum Bandara
 
Microcontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsMicrocontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsNilesh Bhaskarrao Bahadure
 
Collection of-cs-multiple-choice-questions-mcqs
Collection of-cs-multiple-choice-questions-mcqsCollection of-cs-multiple-choice-questions-mcqs
Collection of-cs-multiple-choice-questions-mcqsShusil Baral
 
5_2018_08_07!07_51_31_AM.pdf
5_2018_08_07!07_51_31_AM.pdf5_2018_08_07!07_51_31_AM.pdf
5_2018_08_07!07_51_31_AM.pdfBizuayehuDesalegn
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)Susam Pal
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) A B Shinde
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptTALHARIAZ46
 
8085 microprocessor notes
8085 microprocessor notes8085 microprocessor notes
8085 microprocessor notesAdiseshaK
 
Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners Ravi Sony
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsROHIT89352
 
Basic IT Multiple Choice Questions
Basic IT Multiple Choice QuestionsBasic IT Multiple Choice Questions
Basic IT Multiple Choice QuestionsShusil Baral
 
Examination paper system maagement operating systems
Examination paper system maagement  operating systemsExamination paper system maagement  operating systems
Examination paper system maagement operating systemsNMIMS ASSIGNMENTS HELP
 
Examination paper system maagement & operating systems
Examination paper system maagement & operating systemsExamination paper system maagement & operating systems
Examination paper system maagement & operating systemsNMIMS ASSIGNMENTS HELP
 
MergeResult_2023_04_02_05_26_56.pptx
MergeResult_2023_04_02_05_26_56.pptxMergeResult_2023_04_02_05_26_56.pptx
MergeResult_2023_04_02_05_26_56.pptxbhaveshagrawal35
 
Engineering Portfolio of Isaac Bettendorf
Engineering Portfolio of Isaac BettendorfEngineering Portfolio of Isaac Bettendorf
Engineering Portfolio of Isaac BettendorfIsaac Bettendorf
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAAiman Hud
 

Similar to Digital Electronics & Computer Oraganisation (20)

Computer Architecture – An Introduction
Computer Architecture – An IntroductionComputer Architecture – An Introduction
Computer Architecture – An Introduction
 
chapter-3-digital-forensics.pdf
chapter-3-digital-forensics.pdfchapter-3-digital-forensics.pdf
chapter-3-digital-forensics.pdf
 
Microcontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsMicrocontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basics
 
Collection of-cs-multiple-choice-questions-mcqs
Collection of-cs-multiple-choice-questions-mcqsCollection of-cs-multiple-choice-questions-mcqs
Collection of-cs-multiple-choice-questions-mcqs
 
5_2018_08_07!07_51_31_AM.pdf
5_2018_08_07!07_51_31_AM.pdf5_2018_08_07!07_51_31_AM.pdf
5_2018_08_07!07_51_31_AM.pdf
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
 
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism) Pipelining and ILP (Instruction Level Parallelism)
Pipelining and ILP (Instruction Level Parallelism)
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.ppt
 
8085 microprocessor notes
8085 microprocessor notes8085 microprocessor notes
8085 microprocessor notes
 
8085 microprocessor notes
8085 microprocessor notes8085 microprocessor notes
8085 microprocessor notes
 
Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applications
 
Basic IT Multiple Choice Questions
Basic IT Multiple Choice QuestionsBasic IT Multiple Choice Questions
Basic IT Multiple Choice Questions
 
Examination paper system maagement operating systems
Examination paper system maagement  operating systemsExamination paper system maagement  operating systems
Examination paper system maagement operating systems
 
Examination paper system maagement & operating systems
Examination paper system maagement & operating systemsExamination paper system maagement & operating systems
Examination paper system maagement & operating systems
 
MergeResult_2023_04_02_05_26_56.pptx
MergeResult_2023_04_02_05_26_56.pptxMergeResult_2023_04_02_05_26_56.pptx
MergeResult_2023_04_02_05_26_56.pptx
 
Introduction to IT
Introduction to ITIntroduction to IT
Introduction to IT
 
Engineering Portfolio of Isaac Bettendorf
Engineering Portfolio of Isaac BettendorfEngineering Portfolio of Isaac Bettendorf
Engineering Portfolio of Isaac Bettendorf
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
 
GOWTHAM REPORT
GOWTHAM REPORTGOWTHAM REPORT
GOWTHAM REPORT
 

Recently uploaded

Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDThiyagu K
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesFatimaKhan178732
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfchloefrazer622
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
The byproduct of sericulture in different industries.pptx
The byproduct of sericulture in different industries.pptxThe byproduct of sericulture in different industries.pptx
The byproduct of sericulture in different industries.pptxShobhayan Kirtania
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionSafetyChain Software
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...EduSkills OECD
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104misteraugie
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3JemimahLaneBuaron
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpinRaunakKeshri1
 
9548086042 for call girls in Indira Nagar with room service
9548086042  for call girls in Indira Nagar  with room service9548086042  for call girls in Indira Nagar  with room service
9548086042 for call girls in Indira Nagar with room servicediscovermytutordmt
 

Recently uploaded (20)

Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SD
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and Actinides
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdf
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
The byproduct of sericulture in different industries.pptx
The byproduct of sericulture in different industries.pptxThe byproduct of sericulture in different industries.pptx
The byproduct of sericulture in different industries.pptx
 
Mastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory InspectionMastering the Unannounced Regulatory Inspection
Mastering the Unannounced Regulatory Inspection
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpin
 
9548086042 for call girls in Indira Nagar with room service
9548086042  for call girls in Indira Nagar  with room service9548086042  for call girls in Indira Nagar  with room service
9548086042 for call girls in Indira Nagar with room service
 

Digital Electronics & Computer Oraganisation

  • 1. We Also Provide SYNOPSIS AND PROJECT. Contact www.kimsharma.co.in for best and lowest cost solution or Email: amitymbaassignment@gmail.com Call: 9971223030 Q1. What are flip flop circuits in digital electronics? Discuss race around condition in J-K Flip Flop. Q2. What is virtual memory? How address mapping is done in cache memory? Elaborate your answer with examples. Q3. Design8:1 Mux for a given function, f=Σ (0, 1,5,7,9, 13) Q4. How branching takes place in Instruction pipeline. Explain with suitable e xamples Q5. Write short notes on any three of the following. a) Microprocessor b) Modes of data transfer. c) I/O processor d) Associative memory e) Software and Hardware interrupt Q6. Designa mod-15 counter. Explain the various steps in designing the counter Q7. What are shift registers? Designa 8 bit shift register with features like PISO, SISO, SIPO and PIPO. Q8. Compare RISC & CISC architecture. Case Study Q1. Give the organization of Micro programmed control unit and explain its operation. Explain the role of address sequencer in detail. If you convert your control unit to hardwired unit, what are the changes you will observe? Q2. Explain in details the block diagram of timing and control unit. 1. Where does a computer add and compare data? 2. Which of the following registers is used to keep track of address of the memory location where the next instruction is located? Question 3: A complete microcomputer system consists of
  • 2. Question 4: CPU does not perform the operation Question 5: Pipelining strategy is called implement Question 6: A stack is Question 7: A stack pointer is Question 8: The branch logic that provides decision making capabilities in the control unit is known as Question 9: Interrupts which are initiated by an instruction are Question 10: A time sharing system imply 11. Processors of all computers, whether micro, mini or mainframe must have Question 12: What is the control unit's function in the CPU? Question 13: What is meant by a dedicated computer? b. which is assigned to one and only one task Question 14: The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above Question 15: Pipeline implement a. fetch instruction b. decode instruction c. fetch operand
  • 3. d. calculate operand e. execute instruction f. all of abve Question 16: Which of the following code is used in present day computing was developed by IBM corporation? d. EBCDIC code Question 17: When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the d. stack Question 18: A microprogram written as string of 0's and 1's is a d. binary microprogram Question 19: Memory access in RISC architecture is limited to instructions c. STA and LDA 20. A collection of 8 bits is called a. byte Question 21: An AND gate generates a high output when-- B All of its inputs are high Question 22: How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? b. 11
  • 4. 23. A computer program that converts an entire program into machine language at one time is called a/an c. compiler Question 24: In immediate addressing the operand is placed b. after OP code in the instruction Question 25: Microprocessor 8085 can address location upto c. 64K Question 26: The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? b. microprocessor Question 27: When the RET instruction at the end of subroutine is executed, c. two data bytes stored in the top two locations of the stack are transferred to the program counter Question 28: A microporgram is sequencer perform the operation e. read and execute Question 29: Interrupts which are initiated by an I/O drive are b. external 30. A 32-bit processor has D 32-bit bus or 32-bit registers 31. Clock speed is measured in— D Hertz 32. A parity bit is— B Used to detect errors 33. On-chip cache has— A Lower access time than RAM
  • 5. 34. The system bus is made up of— D Data bus, control bus and address bus 35. Modern processor chips may be classified as— A LSI 36. A nanosecond is— D 10-9 sec 37. The clock speed of a modern PC is of the order of— C 400 Mhz 38. An OR gate generates a low output when— D Power fails 39. The ascending order or a data Hierarchy is— A bit - bytes - fields - record - file - database 40. A conditional jump instruction-- A Always cause a transfer of control