SlideShare a Scribd company logo
1 of 7
KARTHIK BABU J J
Chennai jjkarthikbabu@yahoo.co.in
+91-9003771928
OBJECTIVE
Challenging opportunities in areas of System & Board development, signal integrity,
Integration and Testing.
EXPERIENCE SUMMARY
9.5 years of systems engineering experience including board design, validation, debug issues &
factory support.
PROFESSIONAL SUMMARY
 Experience in complete product cycle of Hardware design from component selection, Circuit
design, Schematic capture, Test procedure preparation, Testing and validation
 Strong experience in Automatic Test Equipment design, Integration and Testing
 Exposure in cPCI based and customized board design.
 Proven track record of debugging and resolving complex design and process issues
 Investigate design reuse feasibility for time to market and cost, cost optimization proposals
for existing designs
 Driven, self-starter accustomed to prioritize multiple deliverables in order to meet project and
team milestones
 Exposure to factory support activities during for mass production and familiar with Technical
proposals
EXPERIENCE SUMMARY
 Senior Engineer, Indus Teqsite Private Limited from November 2008 to till date
 Hardware Engineer, Ordyn Technologies –Bangalore, from April 2008 to October 2008
 Hardware Engineer, Avitronics Systemtech Pvt. Ltd., Bangalore, from July 2005 to March
2008
TECHNICAL SKILLS
Domain : Board Design, ATE Design, Integration and Testing
Processor : 32 Bit PLX controller, Micro Controller
Interfaces : PCI, RS232/422/485, I2C, 1553B, ARINC429/717,
ETHERNET
Debugger : JTAG Debugger
Development tools : ORCAD for schematic capture, PADS for CAD files, Altera
MaxplusII & Xilinx Navigator for CPLD & FPGA Programming
Test Equipment : Signal Generator, Spectrum Analyzer, High Bandwidth
Oscilloscope
Karthikbabu Page 1
Devices Used : ADC, DAC, Frequency Synthesizer
EDUCATION
 B.E in Electronics and Communication Engineering from K.L.N COLLEGE OF
ENGINEERING, Madurai with 74.29% in the year 2004
 HSC Passed with 85.17% from Sourashtra higher secondary school, Madurai in the year
2000
 SSLC Passed with 81.4% from Sourashtra higher secondary school, Madurai in the
year 1998
PROFESSIONAL EXPERIENCE
PROJECT 1:
System Name : ATE for Smart Cockpit Display System
Client : HAL, Bangalore
Organization : Indus Teqsite Private Limited
DESCRIPTION:
The system is a ground station equipment to test and validate the functionality of the
cockpit systems of Light Utility Helicopter. This test system tests and validates the Smart
Multi-Function Display unit and Data Interface Unit. This is a self-calibrated system which
simulates and acquires various types of signals like Analog, Digital, RS232, RS422, RS485,
ARINC429, ARINC717 & 1553B of the unit under test.
ROLES & RESPONSIBILITIES:
A. System configuration.
B. System design, Integration and Testing.
PROJECT 2:
System Name : ATE of Imaging RF Seeker
Client : DRDL, Hyderabad
Organization : Indus Teqsite Private Limited
DESCRIPTION:
The system is a ground station equipment to test and validate the functionality of the
Seeker sub systems namely RF and Digital, Gimbal and Transmitter which operates on X-Band.
System simulates and measures the input and output requirements to validate the units. System
is configured with a Signal Generator, Spectrum Analyzer and Power Meter. RF signals (9GHz)
are generated using signal generator and response signals from Seeker sub systems are
measured and validated by using Spectrum analyzer and Power meter using RF relays.
ROLES & RESPONSIBILITIES:
A. System configuration.
B. System design, Integration and Testing.
C. Project Management.
Karthikbabu Page 2
PROJECTS HANDLED
PROJECT 3:
System Name : Checkout Equipment for Missile
Client : Brahmos, Hyderabad
Organization : Indus Teqsite Private Limited
SYSTEM DESCRIPTION:
This system is ground station equipment which is used to test and validate the
functionality of the Missile which carries Onboard Electrical Equipment and Onboard Control
system. The checkout system simulates various signals to the missile and monitors critical
signals.
ROLES & RESPONSIBILITIES:
A. System configuration
B. System design, Integration and Testing.
PROJECT 4:
System Name : Onboard ATE
Client : IISU, Trivandrum
Organization : Indus Teqsite Private Limited
SYSTEM DESCRIPTION:
This system is a 16U height rugged mini rack which is going to be fixed on the rails of
low altitude beach aircrafts. It consists of 2 similar sets of modules called PRIME and
REDUNDANT unit. Each set contains a 4U – 6 Slot backplane cPCI chassis, 1U size display
unit and Compact System Interface Adapter modules with the common power distribution
panel. The system operates on 28V DC Power.
ROLES & RESPONSIBILITIES:
A. System configuration.
B. System design, Integration and Testing.
C. Project management.
PROJECT 5:
System Name : Digital CSA Checkout System
Client : IISU, Trivandrum
Organization : Indus Teqsite Private Limited
SYSTEM DESCRIPTION:
This system is a 36U height ground station equipment which was developed to simulate
and test the Ceramic servo accelerometer units. It consists of a 4U – 6 Slot backplane cPCI
chassis, 1U display unit and the instruments with GPIB interface.
ROLES & RESPONSIBILITIES:
A. System configuration.
B. System design, Integration and Testing.
C. Project management.
Karthikbabu Page 3
BOARDS HANDLED
BOARD 1:
Title : cPCI based Analog Output & Digital Input Output board
Client : HAL, Korwa, U.P
Device used : 32 bit PLX Controller (PCI 9054), DAC7744, PPI (82C55), FPGA &
EEPROM
Tools used : ORCAD, Pspice Simulator, Pads Power PCB
Organization : Avitronics Systemtech (India) Pvt. Ltd.,
BOARD DESCRIPTION:
Analog output board is a cPCI based board, which generates 24 channels of analog
signals with the resolution of μVolts by using 16bit Quad voltage output Digital to analog
converter. Each DAC can generate four channels of analog signals. All the control signals for
the DAC are given by the FPGA. Output voltage of each channel can be controlled by
programming the 16bit parallel input data.
Digital input and output board is a CPCI based one, which is used to generate all the
discrete signals required by the LRU’s of SSFDR. This board can generate 192 channels of TTL
signals by using PPI (82C55). 8 numbers of PPI’s are present in this board and each can
generate 24 channels of TTL signals. Each PPI has one 8bit programmable input port and three
8bit output port (24 programmable I/O pins). All the control signals for the PPI are generated by
the FPGA present in the same board.
ROLES & RESPONSIBILITIES:
A. Schematic design.
B. Involved in preparation of the hardware related documents like BOM, Net list,
Hardware requirement specification & Hardware Design Document.
Karthikbabu Page 4
BOARDS HANDLED
BOARD 2:
Title : Microcontroller interface card
Client : HAL, Korwa, U.P
Device used : Micro controller (89C58), Opto couplers (MCT2E) & OEN Relay
Tools used : ORCAD, Pspice Simulator & Pads Power PCB
Organization : Avitronics Systemtech (India) Pvt. Ltd.,
BOARD DESCRIPTION:
Microcontroller interface board is used to condition the signals generated by the
Digital I/O board and to interface the Software Integration Rig system with the LRU’s (DAU,
RU & CIU) of SSFDR. All the TTL signals generated by the DIO board are converted the
levels of +28V & +5V by using Opto couplers present in the interface board. Microcontroller
has been used to read the status of the LRU signals and to control the switching of the relays
present in the interface board.
ROLES & RESPONSIBILITIES:
A. Schematic design.
B. Involved in preparation of the hardware related documents like BOM, Net list,
Hardware requirement specification & Hardware Design Document.
BOARD 3:
Title : CPCI DPFS Board – CPCI based Digitally programmable Frequency Synthesizer.
Client : CABS, Bangalore
Device used : 32 bit PLX Controller (PCI 9054) & Frequency Synthesizer (AD9850),
EEPROM & EPLD.
Tools used : ORCAD, Pspice, Pads Power PCB & MAX PLUS II.
Organization : Avitronics Systemtech (India) Pvt. Ltd.,
PROJECT DESCRIPTION:
This board is developed to generate the 8 numbers of differential sine waves. Optional
output is given to choose single ended or differential. This board can generate the frequency till
300 KHz with the resolution of 1Hz. Frequency synthesizer AD9850, supports programmable
frequency modification.
ROLES & RESPONSIBILITIES:
A. Board design.
B. Involved in preparation of the hardware related documents like BOM, Net list,
Hardware requirement specification & Hardware Design Document.
Karthikbabu Page 5
PERSONAL DETAILS
Date of Birth : 13.05.1983
Gender : Male
Nationality : Indian
Marital Status : Married
Passport Number : G327612
Languages known : English, Hindi, Kannada, Tamil & Sourashtra.
DECLARATION:
I hereby declare that all the above information given by me is true to the best of my knowledge
and belief.
Place: Chennai KARTHIK BABU J J
Karthikbabu Page 6
PERSONAL DETAILS
Date of Birth : 13.05.1983
Gender : Male
Nationality : Indian
Marital Status : Married
Passport Number : G327612
Languages known : English, Hindi, Kannada, Tamil & Sourashtra.
DECLARATION:
I hereby declare that all the above information given by me is true to the best of my knowledge
and belief.
Place: Chennai KARTHIK BABU J J
Karthikbabu Page 6

More Related Content

What's hot

Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyAltera Corporation
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 
Compare between FPGA , ARDUINO , ASIC ..
Compare between FPGA , ARDUINO , ASIC ..Compare between FPGA , ARDUINO , ASIC ..
Compare between FPGA , ARDUINO , ASIC ..Mohamed Youssery
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
Advance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpgaAdvance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpgademon_2M
 
Fpga based motor controller
Fpga based motor controllerFpga based motor controller
Fpga based motor controllerUday Wankar
 
A review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxA review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxUniversity of Kassel
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jpsjpsvenn
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyTELKOMNIKA JOURNAL
 
MIPI DevCon 2016: Effective Verification of Stacked and Layered Protocols
MIPI DevCon 2016: Effective Verification of Stacked and Layered ProtocolsMIPI DevCon 2016: Effective Verification of Stacked and Layered Protocols
MIPI DevCon 2016: Effective Verification of Stacked and Layered ProtocolsMIPI Alliance
 

What's hot (19)

Lecture 4 i2 c bus & interrupts
Lecture 4   i2 c bus & interruptsLecture 4   i2 c bus & interrupts
Lecture 4 i2 c bus & interrupts
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
 
Resume
ResumeResume
Resume
 
CPLD xc9500
CPLD xc9500CPLD xc9500
CPLD xc9500
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
 
Compare between FPGA , ARDUINO , ASIC ..
Compare between FPGA , ARDUINO , ASIC ..Compare between FPGA , ARDUINO , ASIC ..
Compare between FPGA , ARDUINO , ASIC ..
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Lab9500
Lab9500Lab9500
Lab9500
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Introduction to VHDL
Introduction to VHDLIntroduction to VHDL
Introduction to VHDL
 
Advance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpgaAdvance hdl design training on xilinx fpga
Advance hdl design training on xilinx fpga
 
Fpga based motor controller
Fpga based motor controllerFpga based motor controller
Fpga based motor controller
 
8051 development board
8051 development board8051 development board
8051 development board
 
A review on virtex fpga family from xilinx
A review on virtex fpga family from xilinxA review on virtex fpga family from xilinx
A review on virtex fpga family from xilinx
 
SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA Technology
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
 
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking TechnologyDesign of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
Design of LDPC Decoder Based On FPGA in Digital Image Watermarking Technology
 
MIPI DevCon 2016: Effective Verification of Stacked and Layered Protocols
MIPI DevCon 2016: Effective Verification of Stacked and Layered ProtocolsMIPI DevCon 2016: Effective Verification of Stacked and Layered Protocols
MIPI DevCon 2016: Effective Verification of Stacked and Layered Protocols
 

Viewers also liked

Aguilar Nevado Presentación vsc
Aguilar Nevado Presentación vscAguilar Nevado Presentación vsc
Aguilar Nevado Presentación vscMiriamcleli
 
Join the Inxpress franchise worldwide shipping and freight industry
Join the Inxpress franchise worldwide shipping and freight industryJoin the Inxpress franchise worldwide shipping and freight industry
Join the Inxpress franchise worldwide shipping and freight industryPeter Winslow
 
C8 - Creds deck-Oct24 (1)
C8 - Creds deck-Oct24 (1)C8 - Creds deck-Oct24 (1)
C8 - Creds deck-Oct24 (1)Kashif Mukhtar
 
Kreatin kinaza -analitika2014
Kreatin kinaza -analitika2014Kreatin kinaza -analitika2014
Kreatin kinaza -analitika2014Dama Kamelijama
 
Analitika izoenzima 2014
Analitika izoenzima 2014Analitika izoenzima 2014
Analitika izoenzima 2014Dama Kamelijama
 
Enzimi bubrega i_likvora
Enzimi bubrega i_likvoraEnzimi bubrega i_likvora
Enzimi bubrega i_likvoraDama Kamelijama
 
Proteoliticki enzimi 2014
Proteoliticki enzimi 2014Proteoliticki enzimi 2014
Proteoliticki enzimi 2014Dama Kamelijama
 

Viewers also liked (12)

SPEECH informative
SPEECH informativeSPEECH informative
SPEECH informative
 
Aguilar Nevado Presentación vsc
Aguilar Nevado Presentación vscAguilar Nevado Presentación vsc
Aguilar Nevado Presentación vsc
 
Join the Inxpress franchise worldwide shipping and freight industry
Join the Inxpress franchise worldwide shipping and freight industryJoin the Inxpress franchise worldwide shipping and freight industry
Join the Inxpress franchise worldwide shipping and freight industry
 
Namirnice cele 2014-1
Namirnice cele 2014-1Namirnice cele 2014-1
Namirnice cele 2014-1
 
C8 - Creds deck-Oct24 (1)
C8 - Creds deck-Oct24 (1)C8 - Creds deck-Oct24 (1)
C8 - Creds deck-Oct24 (1)
 
Izoenzimi 2014
Izoenzimi 2014Izoenzimi 2014
Izoenzimi 2014
 
Holinesteraza 2014
Holinesteraza 2014Holinesteraza 2014
Holinesteraza 2014
 
Kreatin kinaza -analitika2014
Kreatin kinaza -analitika2014Kreatin kinaza -analitika2014
Kreatin kinaza -analitika2014
 
Transaminaze 2014
Transaminaze 2014Transaminaze 2014
Transaminaze 2014
 
Analitika izoenzima 2014
Analitika izoenzima 2014Analitika izoenzima 2014
Analitika izoenzima 2014
 
Enzimi bubrega i_likvora
Enzimi bubrega i_likvoraEnzimi bubrega i_likvora
Enzimi bubrega i_likvora
 
Proteoliticki enzimi 2014
Proteoliticki enzimi 2014Proteoliticki enzimi 2014
Proteoliticki enzimi 2014
 

Similar to Karthik-CV

Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineerNarasimha Reddy
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016Renjini K
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah
 
Ravikanth Resume
Ravikanth ResumeRavikanth Resume
Ravikanth ResumeRavi Kanth
 
System Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input OutputSystem Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input OutputRSIS International
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeDinesh Prasath
 
Instruments & control System Engineer
Instruments & control System EngineerInstruments & control System Engineer
Instruments & control System EngineerPrabu Singarayar
 

Similar to Karthik-CV (20)

Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineer
 
Vinay_CV
Vinay_CVVinay_CV
Vinay_CV
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016
 
Kumarreddy(4+yrs)
Kumarreddy(4+yrs)Kumarreddy(4+yrs)
Kumarreddy(4+yrs)
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Rathinasabapathy
RathinasabapathyRathinasabapathy
Rathinasabapathy
 
veera (updated)
veera (updated)veera (updated)
veera (updated)
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised Resume
 
Yegammai_CV
Yegammai_CVYegammai_CV
Yegammai_CV
 
Ravikanth Resume
Ravikanth ResumeRavikanth Resume
Ravikanth Resume
 
CHIRAG_DESHMUKH_Resume
CHIRAG_DESHMUKH_ResumeCHIRAG_DESHMUKH_Resume
CHIRAG_DESHMUKH_Resume
 
Arjun CV_12
Arjun CV_12Arjun CV_12
Arjun CV_12
 
System Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input OutputSystem Development for Verification of General Purpose Input Output
System Development for Verification of General Purpose Input Output
 
Sivanantham resume
Sivanantham resumeSivanantham resume
Sivanantham resume
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Aniruddha_More_Resume
Aniruddha_More_ResumeAniruddha_More_Resume
Aniruddha_More_Resume
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_Resume
 
Instruments & control System Engineer
Instruments & control System EngineerInstruments & control System Engineer
Instruments & control System Engineer
 
Arjun CV_7 Aug 2015
Arjun CV_7 Aug 2015Arjun CV_7 Aug 2015
Arjun CV_7 Aug 2015
 

Karthik-CV

  • 1. KARTHIK BABU J J Chennai jjkarthikbabu@yahoo.co.in +91-9003771928 OBJECTIVE Challenging opportunities in areas of System & Board development, signal integrity, Integration and Testing. EXPERIENCE SUMMARY 9.5 years of systems engineering experience including board design, validation, debug issues & factory support. PROFESSIONAL SUMMARY  Experience in complete product cycle of Hardware design from component selection, Circuit design, Schematic capture, Test procedure preparation, Testing and validation  Strong experience in Automatic Test Equipment design, Integration and Testing  Exposure in cPCI based and customized board design.  Proven track record of debugging and resolving complex design and process issues  Investigate design reuse feasibility for time to market and cost, cost optimization proposals for existing designs  Driven, self-starter accustomed to prioritize multiple deliverables in order to meet project and team milestones  Exposure to factory support activities during for mass production and familiar with Technical proposals EXPERIENCE SUMMARY  Senior Engineer, Indus Teqsite Private Limited from November 2008 to till date  Hardware Engineer, Ordyn Technologies –Bangalore, from April 2008 to October 2008  Hardware Engineer, Avitronics Systemtech Pvt. Ltd., Bangalore, from July 2005 to March 2008 TECHNICAL SKILLS Domain : Board Design, ATE Design, Integration and Testing Processor : 32 Bit PLX controller, Micro Controller Interfaces : PCI, RS232/422/485, I2C, 1553B, ARINC429/717, ETHERNET Debugger : JTAG Debugger Development tools : ORCAD for schematic capture, PADS for CAD files, Altera MaxplusII & Xilinx Navigator for CPLD & FPGA Programming Test Equipment : Signal Generator, Spectrum Analyzer, High Bandwidth Oscilloscope Karthikbabu Page 1
  • 2. Devices Used : ADC, DAC, Frequency Synthesizer EDUCATION  B.E in Electronics and Communication Engineering from K.L.N COLLEGE OF ENGINEERING, Madurai with 74.29% in the year 2004  HSC Passed with 85.17% from Sourashtra higher secondary school, Madurai in the year 2000  SSLC Passed with 81.4% from Sourashtra higher secondary school, Madurai in the year 1998 PROFESSIONAL EXPERIENCE PROJECT 1: System Name : ATE for Smart Cockpit Display System Client : HAL, Bangalore Organization : Indus Teqsite Private Limited DESCRIPTION: The system is a ground station equipment to test and validate the functionality of the cockpit systems of Light Utility Helicopter. This test system tests and validates the Smart Multi-Function Display unit and Data Interface Unit. This is a self-calibrated system which simulates and acquires various types of signals like Analog, Digital, RS232, RS422, RS485, ARINC429, ARINC717 & 1553B of the unit under test. ROLES & RESPONSIBILITIES: A. System configuration. B. System design, Integration and Testing. PROJECT 2: System Name : ATE of Imaging RF Seeker Client : DRDL, Hyderabad Organization : Indus Teqsite Private Limited DESCRIPTION: The system is a ground station equipment to test and validate the functionality of the Seeker sub systems namely RF and Digital, Gimbal and Transmitter which operates on X-Band. System simulates and measures the input and output requirements to validate the units. System is configured with a Signal Generator, Spectrum Analyzer and Power Meter. RF signals (9GHz) are generated using signal generator and response signals from Seeker sub systems are measured and validated by using Spectrum analyzer and Power meter using RF relays. ROLES & RESPONSIBILITIES: A. System configuration. B. System design, Integration and Testing. C. Project Management. Karthikbabu Page 2
  • 3. PROJECTS HANDLED PROJECT 3: System Name : Checkout Equipment for Missile Client : Brahmos, Hyderabad Organization : Indus Teqsite Private Limited SYSTEM DESCRIPTION: This system is ground station equipment which is used to test and validate the functionality of the Missile which carries Onboard Electrical Equipment and Onboard Control system. The checkout system simulates various signals to the missile and monitors critical signals. ROLES & RESPONSIBILITIES: A. System configuration B. System design, Integration and Testing. PROJECT 4: System Name : Onboard ATE Client : IISU, Trivandrum Organization : Indus Teqsite Private Limited SYSTEM DESCRIPTION: This system is a 16U height rugged mini rack which is going to be fixed on the rails of low altitude beach aircrafts. It consists of 2 similar sets of modules called PRIME and REDUNDANT unit. Each set contains a 4U – 6 Slot backplane cPCI chassis, 1U size display unit and Compact System Interface Adapter modules with the common power distribution panel. The system operates on 28V DC Power. ROLES & RESPONSIBILITIES: A. System configuration. B. System design, Integration and Testing. C. Project management. PROJECT 5: System Name : Digital CSA Checkout System Client : IISU, Trivandrum Organization : Indus Teqsite Private Limited SYSTEM DESCRIPTION: This system is a 36U height ground station equipment which was developed to simulate and test the Ceramic servo accelerometer units. It consists of a 4U – 6 Slot backplane cPCI chassis, 1U display unit and the instruments with GPIB interface. ROLES & RESPONSIBILITIES: A. System configuration. B. System design, Integration and Testing. C. Project management. Karthikbabu Page 3
  • 4. BOARDS HANDLED BOARD 1: Title : cPCI based Analog Output & Digital Input Output board Client : HAL, Korwa, U.P Device used : 32 bit PLX Controller (PCI 9054), DAC7744, PPI (82C55), FPGA & EEPROM Tools used : ORCAD, Pspice Simulator, Pads Power PCB Organization : Avitronics Systemtech (India) Pvt. Ltd., BOARD DESCRIPTION: Analog output board is a cPCI based board, which generates 24 channels of analog signals with the resolution of μVolts by using 16bit Quad voltage output Digital to analog converter. Each DAC can generate four channels of analog signals. All the control signals for the DAC are given by the FPGA. Output voltage of each channel can be controlled by programming the 16bit parallel input data. Digital input and output board is a CPCI based one, which is used to generate all the discrete signals required by the LRU’s of SSFDR. This board can generate 192 channels of TTL signals by using PPI (82C55). 8 numbers of PPI’s are present in this board and each can generate 24 channels of TTL signals. Each PPI has one 8bit programmable input port and three 8bit output port (24 programmable I/O pins). All the control signals for the PPI are generated by the FPGA present in the same board. ROLES & RESPONSIBILITIES: A. Schematic design. B. Involved in preparation of the hardware related documents like BOM, Net list, Hardware requirement specification & Hardware Design Document. Karthikbabu Page 4
  • 5. BOARDS HANDLED BOARD 2: Title : Microcontroller interface card Client : HAL, Korwa, U.P Device used : Micro controller (89C58), Opto couplers (MCT2E) & OEN Relay Tools used : ORCAD, Pspice Simulator & Pads Power PCB Organization : Avitronics Systemtech (India) Pvt. Ltd., BOARD DESCRIPTION: Microcontroller interface board is used to condition the signals generated by the Digital I/O board and to interface the Software Integration Rig system with the LRU’s (DAU, RU & CIU) of SSFDR. All the TTL signals generated by the DIO board are converted the levels of +28V & +5V by using Opto couplers present in the interface board. Microcontroller has been used to read the status of the LRU signals and to control the switching of the relays present in the interface board. ROLES & RESPONSIBILITIES: A. Schematic design. B. Involved in preparation of the hardware related documents like BOM, Net list, Hardware requirement specification & Hardware Design Document. BOARD 3: Title : CPCI DPFS Board – CPCI based Digitally programmable Frequency Synthesizer. Client : CABS, Bangalore Device used : 32 bit PLX Controller (PCI 9054) & Frequency Synthesizer (AD9850), EEPROM & EPLD. Tools used : ORCAD, Pspice, Pads Power PCB & MAX PLUS II. Organization : Avitronics Systemtech (India) Pvt. Ltd., PROJECT DESCRIPTION: This board is developed to generate the 8 numbers of differential sine waves. Optional output is given to choose single ended or differential. This board can generate the frequency till 300 KHz with the resolution of 1Hz. Frequency synthesizer AD9850, supports programmable frequency modification. ROLES & RESPONSIBILITIES: A. Board design. B. Involved in preparation of the hardware related documents like BOM, Net list, Hardware requirement specification & Hardware Design Document. Karthikbabu Page 5
  • 6. PERSONAL DETAILS Date of Birth : 13.05.1983 Gender : Male Nationality : Indian Marital Status : Married Passport Number : G327612 Languages known : English, Hindi, Kannada, Tamil & Sourashtra. DECLARATION: I hereby declare that all the above information given by me is true to the best of my knowledge and belief. Place: Chennai KARTHIK BABU J J Karthikbabu Page 6
  • 7. PERSONAL DETAILS Date of Birth : 13.05.1983 Gender : Male Nationality : Indian Marital Status : Married Passport Number : G327612 Languages known : English, Hindi, Kannada, Tamil & Sourashtra. DECLARATION: I hereby declare that all the above information given by me is true to the best of my knowledge and belief. Place: Chennai KARTHIK BABU J J Karthikbabu Page 6