SlideShare a Scribd company logo
PCI Express switch over Ethernet or Distributed IO
Systems for Ubiquitous Computing and IoT Solutions
Deepak Pathania, NEC
Actionable
Information
Real-time
Feedback
Challenge faced in Real-Time Data Analytics
Big Data of varying characteristics, such
as Live feeds, graphics, video, text, etc.
comes into cloud computers
This data is to be processed and analyzed
in real-time
However, instead of building servers with
such accelerators, Cloud vendors still
prefer building homogeneous servers due
to TCO and efficiency considerations
Real-Time Analytics,
Deep Learning, etc… To accelerate such processing, a large
number of accelerators such as GPUs and
FPGAs, along with high speed storage are
required
Xeon Phi GPU FPGA
So, What can be a Dynamic Accelerator Deployment Solution?
A technology that extends PCI Express beyond the confines of a computer
chassis via Ethernet, WITHOUT any modification of existing hardware and
software or PCIe switch over Ethernet (ExpEther or EE)
Server
CPU
Memory
PCI Express
ExpEther
NIC
L2 Switch
Standard
Ethernet
PCI Express
IO Device
ExpEther
Engine
ExpEther
Engine
IO Expansion Unit
with
PCIe Cards
Just another implementation of PCIe Switch
IO
Device
IO
Device
ExpEther Engine is seen as PCIe Switch from CPU
 Ethernet region is invisible from the CPU
Upstream Port
(PCI Bridge)
Downstream Port
(PCI Bridge)
Downstream Port
(PCI Bridge)
Internal PCI bus
CPU
IO
Device
IO
Device
PCIe Switch
CPU
Ethernet
Switch
ExpEther Engine
(PCI Bridge)
ExpEther Engine
(PCI Bridge)
ExpEther Engine
(PCI Bridge)
Ethernet Fabric
(Invisible)
PCI Express
PCI Express
PCI Express
PCI Express
Broad-Scale Single Computer
PCIe
Switch
IO
Device
IO
Device
CPU CPU
IO
DeviceIO
DeviceIO
Device
IO
DeviceIO
DeviceIO
Device
In the same rack In the next rack
IO
DeviceIO
Device
In another floor
IO
DeviceIO
Device
In another building
A PCI express switch
is equivalent to
Ethernet fabric.
ExpEther
Engines
ExpEther
Engines
ExpEther
Engine
ExpEther
Engines
ExpEther
Engines
Ethernet
Switch
Ethernet
Switch
Ethernet
Switch
Ethernet
Switch
ExpEther can build new type of computing environment without physical constraints
ExpEther Architecture
• Achieve the “System on Network”
• Merge the PCI Express technology into Ethernet technology
• Connect logically in MAC layer
• No impact for upper or lower layer of the PCIe and Ethernet standard for future
expansion
Application
OS
PCI Driver
EFI/PCI BIOS
ExpEther Logic
MAC
PHY
40G 10G 1G
Application
OS
NDIS Driver
Ethernet Logic
MAC
PHY
10M 100M 1G 10G 40G
Ethernet
ExpEther
Software
Hardware
Upper Compatible
No modification for
future expansion of
ExpEther or Ethernet
Resource Disaggregated Platform or ExpEther features
Ether
Frame
CPU
PCI Express
ExpEther
Engine
PCI Express
Ethernet
Switch
ExpEther
Engine
ExpEther
Engine
ExpEther
Engine
I/O
Device
I/O
Device
I/O
Device
PCIExpress
Equivalent to direct connection
(Ethernet is invisible from CPU/IO)
1
Ethernet
Fabric
Low Latency
(L2 Ether w/o SW stack)
2
I/O Dynamic Reconfiguration
(Hot-Plug Scheme)
4
EE PCI Express TLP
No packet loss
(Adding reliability to Ethernet)
3
Dual Path for Throughput and Reliability
• Two Ethernet connections are established between the Host Chip and I/O Chip
• Load balancing for performance
• Path redundancy for failure recovery
Dual Port
CPU
ExpEther
Host Chip
I/O
Device
ExpEther
IO Chip
I/O
Device
ExpEther
IO Chip
Failure Recovery
Quickly detects path failures
and switches paths
Load-balancing
Round-robin data packet
transmission between the
two redundant connections
Ethernet Fabric-I
Ethernet Fabric-II
40G ExpEther NIC
Frame Rate Control
TCP/IP : Rate control is triggered by packet loss (TCP Reno)
Network
Bandwidth
Slow Start Avoid
Congestion
Time
Avoid
Congestion
Avoid
Congestion
Packet loss causes significant performance degradation because of retransmission.
ExpEther : Rate control is always done by measuring network latency
Probing Avoid Congestion
Network
Bandwidth
Time
Packet loss does not occur basically in ExpEther.
ExpEther engine always measures the frame arrival time of receive
side and minutely controls the frame rate to avoid packet loss.
SAS JBOD
Multi-path IO with Resource Disaggregation or ExpEther
• Multi-Path IO (MPIO)
• MPIO is one of the technic for achieving high-reliability. If the target IO device supports MPIO,
it can support MPIO even under ExpEther.
• Multi-Path Ethernet
• It supports the high-speed network path failover.
Host
SAS
HBA#0
SAS
HBA#1
Host
EE
NIC#0
SAS JBOD
SAS
HBA#0
SAS
HBA#1
Equivalent
Act Act
MPIO
Ether
Switch
Ether
Switch
EE EE
MPIO
High-Speed
Network Failover
Dynamic Reconfiguration and Hot-Plug Capability
Host
B D G I
Host
A J
Host
C E H
Host
F
Group#1 Group#2 Group#3 Group#4
Logical View
Host Host Host
1 2 4
A B C D E F G H I J
1 1 1 12 23 3 34
EE
Manager
PCIe
Switch
PCIe
Switch
PCIe
Switch
PCIe
Switch
Host
Ethernet Fabric
3
Dynamic Reconfiguration and Hot-Plug Capability
• Group ID (GID : 1~4,095)
• GID range from 1 to 15 is set by physical DIP switch residing on card.
• Setting GID to 0 allows Management Software to program a soft GID.
Host Host HostHost
Management
Server
EE
1
EE
2
EE
3
EE
4
EE EE EE EE EE EE EE EE EE EE EE EE EE EE EE EE
1 1 1 1 12 2 2 23 3 34 4 4 4
IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO
Group ID
Configuration
Group ID
Configuration
Collecting
Various
Information
- ExpEther Manager -
 Configuration
• Group ID Configuration
 Monitoring
• ExpEther network status
• PCIe device status
• New ExpEther detection
• Failure detection
Management Frame
- Mng. Frame -
 Special Ether Frame
• ExpEther hard wired logic directly
receives and sends the frames for
configuration and management
ExpEther Technology Architectural Possibilities
▐ Std-EE : Standard PCIe-over-Ethernet
• Foundation of ExpEther
▐ MR-EE : I/O sharing
• Multi-hosts are able to share an IO device by using SR-IOV compliant device
▐ P2P-EE: I/O direct connection
• Support for the Peer-to-Peer data transfer between I/O devices.
▐ NTB-EE : Remote direct memory access by NTB
• Hi-speed data transfer between hosts
Host
Std-EE
I/O I/O
P2P-EE P2P-EE
Ethernet
Switch
Peer-to-Peer
Current Path
Host
NTB-EE
Ethernet
Switch
Host
NTB-EE
Host
NTB-EE
NTB
Ethernet
I/O
Std-EE
I/O
Std-EE
Host
Std-EE
I/O I/O
Std-EE Std-EE
Ethernet
Switch
PCIe-over-Ether
Host
Std-EE
PartitioningPartitioning
Host
Std-EE
SR-IOV
Ethernet
Switch
Host
Std-EE
Host
Std-EE
SR-IOV
MR-EE MR-EE
Resource Sharing
Ethernet
• 40G ExpEther
ExpEther Lineup
• 1G/10G ExpEther
 2x 1000BASE-T
 DVIx1,HDMI x1
 USB3.0 x1
 USB2.0 x3
 Headphone x1
 Microphone x1
 x1 PCI Express
 Dual 1000BASE-T
 x8 PCIe Gen2
 Dual 10G SFP+
 x16 PCIe x 1 slot
 Dual 1000BASE-T
 x16 PCIe2 x 2 slots
(full height/full length)
 Dual 10G SFP+ per slot
ExpEther HBA ExpEther Client ExpEther IO Expansion Unit
IO Interface : x8 PCI Express 3.0
Network I/F : QSFP+ x 2
Form Factor : PCI Low Profile
IO Interface : x8 PCI Express 3.0
Slots : x16 Slot x 4
Network I/F : QSFP+ x 4
Support IO : GPGPU (K80, P100, etc)
ExpEther HBA IO Expansion Unit
19” Rack Size
1,000W PSU for 2-Slot IO Expansion Unit
800W PSU for 4-Slot IO Expansion Unit
3U
400mm
1G
1G
1G 10G
10G
40G
40G
Performance of EE vs Local with PCIe based SSD’s
name/ssd 1 2 4
local 2728448.0 5133619.2 10321510.4
ExpEther(HBA1) 2728584.5 5004185.6 6648012.8
ExpETher(HBA2) - - 9974886.4
ExpEther(HBA1)/local (%) 100.01 97.48 64.41
ExpEther(HBA2)/local (%) - - 96.64
Theoretical Value 2700000 5400000 10800000
name/ssd 1 2 4
local 1032396.8 2044231.7 3913407.6
ExpEther(HBA1) 1035468.8 2049361.9 3870552.8
ExpETher(HBA2) - - 3901378.2
ExpEther(HBA1)/local (%) 100.30 100.25 98.90
ExpEther(HBA2)/local (%) - - 99.69
Theoretical Value 1080000 2160000 4320000
There is no impact on bandwidth in ExpEther that can fully support PCIe x8 gen3 (64Gbps)
Performance of EE vs Local with PCIe based SSD’s
name/ssd 1 2 4
local 455913 911963 1823617
ExpEther(HBA1) 455984 912167 1224985
ExpETher(HBA2) - - 1823856
ExpEther(HBA1)/local (%) 100.02 100.02 67.17
ExpEther(HBA2)/local (%) - - 100.01
Theoretical Value 450000.00 900000.00 1800000.00
name/ssd 1 2 4
local 65470 129356 259631
ExpEther(HBA1) 65365 128806 259631
ExpETher(HBA2) - - 259838
ExpEther(HBA1)/local (%) 99.84 99.57 100.00
ExpEther(HBA2)/local (%) - - 100.08
Theoretical Value 75000.00 150000.00 300000.00
ExpEther can achieve the similar IOPS as local by increasing the IO depth parameter to hide the latency of
Ethernet.
Service Acceleration Platform with RD or ExpEther
EE Client
USB/
VGA
KVM
CPU/
Chipset
CPU/
Chipset
Remote IO
GPGPU
GPGPU
GPGPU
GPGPU
GPGPU
GPGPU
GPGPUAccelerator
FPGA
NVMe
SSDNVMe
SSD
NVMe
SSD
NVMe
SSD
ExpEther
Engines
NVMe
SSDNVMe
SSD
NVMe
SSD
NVMe
SSD
ExpEther
Engines
NVMe
SSDNVMe
SSD
NVMe
SSD
NVMe
SSD
ExpEther
Engines
NVMe
SSDNVMe
SSD
NVMe
SSD
NVMe
SSD
ExpEther
Engines
ExpEther
HBA
ExpEther
HBA
ExpEther
Engine
Ethernet
Ether
Switch
ExpEther
Engine
USB
Ctrl
ExpEther
Engines
ExpEther
Engines
Sensors
Ether
Switch
Accelerator Resource Pool
IO devices can be dynamically allocated to
appropriate host according to workload
Ether
Switch
Case : Resource Pool System for HPC (Osaka University)
Server
Server
Server
Server
Server
Server
Server
Server
Server
Server
SAS JBOD
SAS JBOD
SAS JBOD
SAS Ctrl
GPUs
GPUs
TOR SW
Server
Server
Server
Server
Server
Server
Server
Server
Server
Server
SAS JBOD
SAS JBOD
SAS Ctrl
GPUs
GPUs
TOR SW
Server
Server
Server
Server
Server
Server
Server
Server
Server
Server
SAS JBOD
SAS JBOD
SAS Ctrl
GPUs
GPUs
TOR SW
Server
Server
Server
Server
Server
Server
Server
Server
Server
Server
PCoIP
K2 GRID
GPUs
GPUs
TOR SW
Server
Server
Server
Server
Server
Server
Server
Server
Server
Server
SAS JBOD
SAS JBOD
SAS Ctrl
GPUs
GPUs
TOR SW
Server
Server
Server
Server
Server
Server
Server
Server
Server
NIC
PCIe Flash
GPUs
GPUs
TOR SW
Server ServerServer Server
CPU
GPU
GPU
GPU
GPU
HDD
HDD
Flash
Flash
SoftwareProvisioning
Server System is configured according
to user requirement
▌64 servers and 70 IO devices for research in Osaka University
There are GPUs, Flash storages and VDI accelerators as IO device
The IO devices are dynamically connected to the servers through 10G ExpEther in accordance
with server’s workload
Case : Easy Extension of Measurement Equipment (PXI)
PCIe Cable
E.g. Different Room
Optical Cable (more than 1 Mile...)
Ethernet
Switch
ExpEther Manager Software
assigns ID to each ExpEther
module
Current PXI products are typically extended
by PCIe cable. So the measurement system
is fixed and the installation location is very
limited.
If ExpEther engine is implemented into PXI chassis,
the system can have a large number of PXI
modules and dynamically configure the system.
PXI Module
PXI (PCI eXtensions for Instrumentation)
is one of several modular electronic
instrumentation platforms based on PCIe.
Case: Ultra-Fast Failover Recovery for Database system with EE and ExpressClusterX
Main DB
(FC SAN)
DB Journal
(NVMe + EE)
Ethernet
FC
 NVMe SSD is faster than
Fiber Channel.
 Use NVMe SSD as Journal
for DB.
Fail
Active Server
Standby Server
 When Active Server fails,
NVMe SSDs’ connection
is switched, allowing for
DB journal restore on
Standby Server.
Configuration with Legacy Failover New Configuration
OS
EE40G I/O
Expansion Unit
EE40G Board
OS
40G Switch
Primary Server Secondary Server
EEM EEM
Wide-Area
Network
Local
Network
Edge Computing
Device Computing
Cloud ComputingL5
L3
L1
IoT Layers
Living at the Edge for going Real-Time with ExpEther
L5 Cloud ~ Analytics
L3 Edge ~ Abstraction/Real-Time Proc.
L1 Device/Sensor ~ Smart Device
Real-Time
Feedback
Rack-Scale or Resource pooling with dynamic
reconfiguration allows low-cost, low-power and high
performance computing data centers at the cloud level.
Actionable
Information
ExpEther can connect devices directly to the edge and
servers using simple everything in hardware approach or
no complex software protocol stack for communication
which is high-speed and low power. Making devices
smarter.
ExpEther helps in bringing analytics to the edge.
In combination with low-power and high-performance
hardware like FPGA’s one can achieve an idealistic
abstraction required for Real-time processing.
Data
Collection
Analytics
Abstraction
Future Roadmap of ExpEther or Universal Interconnect
Summary
• The EE or resource disaggregated system allows to have next generation
computer hardware architectures due to following features:
• Giving distance or length with dynamic switching capability.
• Same or similar performance of local vs remotely located IO’s.
• Moving within chassis devices outside with plug and play ability (independent of OS or
drivers and applications).
• Making legacy devices useful and cost-effective system realization.
• A resource disaggregated system using well time, applications, environment
tested protocols like PCIe and Ethernet or EE is simple, yet a revolutionary
step forward towards next generation computer hardware architectures or
systems with the trust from the best of both legacies.
http://www.expether.org/
Thank you
Business Menu
• Product Sales Business
• Sales of the product which was developed as an option for Express
server
• FPGA IP Core License Business
• Development of an FPGA IP Core with ExpEther technology according to
customer’s requirement, and release binary image file

More Related Content

What's hot

Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
DVClub
 
Code GPU with CUDA - SIMT
Code GPU with CUDA - SIMTCode GPU with CUDA - SIMT
Code GPU with CUDA - SIMT
Marina Kolpakova
 
Intel DPDK Step by Step instructions
Intel DPDK Step by Step instructionsIntel DPDK Step by Step instructions
Intel DPDK Step by Step instructions
Hisaki Ohara
 
Cortex-M0プロセッサから自作して Lチカをやってみた
Cortex-M0プロセッサから自作してLチカをやってみたCortex-M0プロセッサから自作してLチカをやってみた
Cortex-M0プロセッサから自作して Lチカをやってみた
Junichi Akita
 
Building Open Data Lakes on AWS with Debezium and Apache Hudi
Building Open Data Lakes on AWS with Debezium and Apache HudiBuilding Open Data Lakes on AWS with Debezium and Apache Hudi
Building Open Data Lakes on AWS with Debezium and Apache Hudi
Gary Stafford
 
Introduction to DPDK
Introduction to DPDKIntroduction to DPDK
Introduction to DPDK
Kernel TLV
 
Pci express transaction
Pci express transactionPci express transaction
Pci express transaction
y38y38
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Altera Corporation
 
Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI Express
Subhash Iyer
 
Analyzing 1.2 Million Network Packets per Second in Real-time
Analyzing 1.2 Million Network Packets per Second in Real-timeAnalyzing 1.2 Million Network Packets per Second in Real-time
Analyzing 1.2 Million Network Packets per Second in Real-time
DataWorks Summit
 
Qemu Pcie
Qemu PcieQemu Pcie
マルチコアとネットワークスタックの高速化技法
マルチコアとネットワークスタックの高速化技法マルチコアとネットワークスタックの高速化技法
マルチコアとネットワークスタックの高速化技法Takuya ASADA
 
Openstackを200%活用するSDSの挑戦
Openstackを200%活用するSDSの挑戦Openstackを200%活用するSDSの挑戦
Openstackを200%活用するSDSの挑戦
Tomohiro Hirano
 
AMD Chiplet Architecture for High-Performance Server and Desktop Products
AMD Chiplet Architecture for High-Performance Server and Desktop ProductsAMD Chiplet Architecture for High-Performance Server and Desktop Products
AMD Chiplet Architecture for High-Performance Server and Desktop Products
AMD
 
SAS vs SATA_ The Key Differences That You Should Know.pptx
SAS vs SATA_ The Key Differences That You Should Know.pptxSAS vs SATA_ The Key Differences That You Should Know.pptx
SAS vs SATA_ The Key Differences That You Should Know.pptx
calltutors
 
The Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor GraphicsThe Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor Graphics
Intel® Software
 
Project ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementationProject ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementation
Geoffroy Van Cutsem
 
Apache Cassandra at Macys
Apache Cassandra at MacysApache Cassandra at Macys
Apache Cassandra at Macys
DataStax Academy
 
Ovs dpdk hwoffload way to full offload
Ovs dpdk hwoffload way to full offloadOvs dpdk hwoffload way to full offload
Ovs dpdk hwoffload way to full offload
Kevin Traynor
 
Uart
UartUart

What's hot (20)

Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
 
Code GPU with CUDA - SIMT
Code GPU with CUDA - SIMTCode GPU with CUDA - SIMT
Code GPU with CUDA - SIMT
 
Intel DPDK Step by Step instructions
Intel DPDK Step by Step instructionsIntel DPDK Step by Step instructions
Intel DPDK Step by Step instructions
 
Cortex-M0プロセッサから自作して Lチカをやってみた
Cortex-M0プロセッサから自作してLチカをやってみたCortex-M0プロセッサから自作してLチカをやってみた
Cortex-M0プロセッサから自作して Lチカをやってみた
 
Building Open Data Lakes on AWS with Debezium and Apache Hudi
Building Open Data Lakes on AWS with Debezium and Apache HudiBuilding Open Data Lakes on AWS with Debezium and Apache Hudi
Building Open Data Lakes on AWS with Debezium and Apache Hudi
 
Introduction to DPDK
Introduction to DPDKIntroduction to DPDK
Introduction to DPDK
 
Pci express transaction
Pci express transactionPci express transaction
Pci express transaction
 
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
Creating Your Own PCI Express System Using FPGAs: Embedded World 2010
 
Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI Express
 
Analyzing 1.2 Million Network Packets per Second in Real-time
Analyzing 1.2 Million Network Packets per Second in Real-timeAnalyzing 1.2 Million Network Packets per Second in Real-time
Analyzing 1.2 Million Network Packets per Second in Real-time
 
Qemu Pcie
Qemu PcieQemu Pcie
Qemu Pcie
 
マルチコアとネットワークスタックの高速化技法
マルチコアとネットワークスタックの高速化技法マルチコアとネットワークスタックの高速化技法
マルチコアとネットワークスタックの高速化技法
 
Openstackを200%活用するSDSの挑戦
Openstackを200%活用するSDSの挑戦Openstackを200%活用するSDSの挑戦
Openstackを200%活用するSDSの挑戦
 
AMD Chiplet Architecture for High-Performance Server and Desktop Products
AMD Chiplet Architecture for High-Performance Server and Desktop ProductsAMD Chiplet Architecture for High-Performance Server and Desktop Products
AMD Chiplet Architecture for High-Performance Server and Desktop Products
 
SAS vs SATA_ The Key Differences That You Should Know.pptx
SAS vs SATA_ The Key Differences That You Should Know.pptxSAS vs SATA_ The Key Differences That You Should Know.pptx
SAS vs SATA_ The Key Differences That You Should Know.pptx
 
The Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor GraphicsThe Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor Graphics
 
Project ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementationProject ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementation
 
Apache Cassandra at Macys
Apache Cassandra at MacysApache Cassandra at Macys
Apache Cassandra at Macys
 
Ovs dpdk hwoffload way to full offload
Ovs dpdk hwoffload way to full offloadOvs dpdk hwoffload way to full offload
Ovs dpdk hwoffload way to full offload
 
Uart
UartUart
Uart
 

Similar to PCI Express switch over Ethernet or Distributed IO Systems for Ubiquitous Computing and IoT Solutions

Exp ether - PCI extension for Power 9 system
Exp ether - PCI extension for Power 9 systemExp ether - PCI extension for Power 9 system
Exp ether - PCI extension for Power 9 system
Ganesan Narayanasamy
 
Steen_Dissertation_March5
Steen_Dissertation_March5Steen_Dissertation_March5
Steen_Dissertation_March5
Steen Larsen
 
Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...
Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...
Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...
Haidee McMahon
 
Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...
Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...
Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...
Slide_N
 
April 2014 IBM announcement webcast
April 2014 IBM announcement webcastApril 2014 IBM announcement webcast
April 2014 IBM announcement webcast
HELP400
 
The Cell Processor
The Cell ProcessorThe Cell Processor
The Cell Processor
Heiko Joerg Schick
 
DPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet ProcessingDPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet Processing
Michelle Holley
 
DPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitch
DPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitchDPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitch
DPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitch
Jim St. Leger
 
In-Memory and TimeSeries Technology to Accelerate NoSQL Analytics
In-Memory and TimeSeries Technology to Accelerate NoSQL AnalyticsIn-Memory and TimeSeries Technology to Accelerate NoSQL Analytics
In-Memory and TimeSeries Technology to Accelerate NoSQL Analytics
sandor szabo
 
Sparc t4 1 system technical overview
Sparc t4 1 system technical overviewSparc t4 1 system technical overview
Sparc t4 1 system technical overview
solarisyougood
 
No[1][1]
No[1][1]No[1][1]
No[1][1]
51 lecture
 
Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016
Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016
Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016
Electromate
 
nucleus-rm-capture-20x2
nucleus-rm-capture-20x2nucleus-rm-capture-20x2
nucleus-rm-capture-20x2
blabadini
 
CETH for XDP [Linux Meetup Santa Clara | July 2016]
CETH for XDP [Linux Meetup Santa Clara | July 2016] CETH for XDP [Linux Meetup Santa Clara | July 2016]
CETH for XDP [Linux Meetup Santa Clara | July 2016]
IO Visor Project
 
BUD17 Socionext SC2A11 ARM Server SoC
BUD17 Socionext SC2A11 ARM Server SoCBUD17 Socionext SC2A11 ARM Server SoC
BUD17 Socionext SC2A11 ARM Server SoC
Linaro
 
Heterogeneous Computing : The Future of Systems
Heterogeneous Computing : The Future of SystemsHeterogeneous Computing : The Future of Systems
Heterogeneous Computing : The Future of Systems
Anand Haridass
 
SoM with Zynq UltraScale device
SoM with Zynq UltraScale deviceSoM with Zynq UltraScale device
SoM with Zynq UltraScale device
nie, jack
 
Hpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server DatasheetHpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server Datasheet
美兰 曾
 
EtherCAT as a Master Machine Control Tool
EtherCAT as a Master Machine Control ToolEtherCAT as a Master Machine Control Tool
EtherCAT as a Master Machine Control Tool
Design World
 
IBM Power Systems E850C and S824
IBM Power Systems E850C and S824IBM Power Systems E850C and S824
IBM Power Systems E850C and S824
David Spurway
 

Similar to PCI Express switch over Ethernet or Distributed IO Systems for Ubiquitous Computing and IoT Solutions (20)

Exp ether - PCI extension for Power 9 system
Exp ether - PCI extension for Power 9 systemExp ether - PCI extension for Power 9 system
Exp ether - PCI extension for Power 9 system
 
Steen_Dissertation_March5
Steen_Dissertation_March5Steen_Dissertation_March5
Steen_Dissertation_March5
 
Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...
Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...
Software Network Data Plane - Satisfying the need for speed - FD.io - VPP and...
 
Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...
Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...
Multiple Cores, Multiple Pipes, Multiple Threads – Do we have more Parallelis...
 
April 2014 IBM announcement webcast
April 2014 IBM announcement webcastApril 2014 IBM announcement webcast
April 2014 IBM announcement webcast
 
The Cell Processor
The Cell ProcessorThe Cell Processor
The Cell Processor
 
DPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet ProcessingDPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet Processing
 
DPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitch
DPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitchDPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitch
DPDK Summit - 08 Sept 2014 - NTT - High Performance vSwitch
 
In-Memory and TimeSeries Technology to Accelerate NoSQL Analytics
In-Memory and TimeSeries Technology to Accelerate NoSQL AnalyticsIn-Memory and TimeSeries Technology to Accelerate NoSQL Analytics
In-Memory and TimeSeries Technology to Accelerate NoSQL Analytics
 
Sparc t4 1 system technical overview
Sparc t4 1 system technical overviewSparc t4 1 system technical overview
Sparc t4 1 system technical overview
 
No[1][1]
No[1][1]No[1][1]
No[1][1]
 
Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016
Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016
Galil Ethernet or EtherCAT Motion Control Webinar January 26, 2016
 
nucleus-rm-capture-20x2
nucleus-rm-capture-20x2nucleus-rm-capture-20x2
nucleus-rm-capture-20x2
 
CETH for XDP [Linux Meetup Santa Clara | July 2016]
CETH for XDP [Linux Meetup Santa Clara | July 2016] CETH for XDP [Linux Meetup Santa Clara | July 2016]
CETH for XDP [Linux Meetup Santa Clara | July 2016]
 
BUD17 Socionext SC2A11 ARM Server SoC
BUD17 Socionext SC2A11 ARM Server SoCBUD17 Socionext SC2A11 ARM Server SoC
BUD17 Socionext SC2A11 ARM Server SoC
 
Heterogeneous Computing : The Future of Systems
Heterogeneous Computing : The Future of SystemsHeterogeneous Computing : The Future of Systems
Heterogeneous Computing : The Future of Systems
 
SoM with Zynq UltraScale device
SoM with Zynq UltraScale deviceSoM with Zynq UltraScale device
SoM with Zynq UltraScale device
 
Hpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server DatasheetHpe Proliant DL20 Gen10 Server Datasheet
Hpe Proliant DL20 Gen10 Server Datasheet
 
EtherCAT as a Master Machine Control Tool
EtherCAT as a Master Machine Control ToolEtherCAT as a Master Machine Control Tool
EtherCAT as a Master Machine Control Tool
 
IBM Power Systems E850C and S824
IBM Power Systems E850C and S824IBM Power Systems E850C and S824
IBM Power Systems E850C and S824
 

More from Ganesan Narayanasamy

Chip Design Curriculum development Residency program
Chip Design Curriculum development Residency programChip Design Curriculum development Residency program
Chip Design Curriculum development Residency program
Ganesan Narayanasamy
 
Basics of Digital Design and Verilog
Basics of Digital Design and VerilogBasics of Digital Design and Verilog
Basics of Digital Design and Verilog
Ganesan Narayanasamy
 
180 nm Tape out experience using Open POWER ISA
180 nm Tape out experience using Open POWER ISA180 nm Tape out experience using Open POWER ISA
180 nm Tape out experience using Open POWER ISA
Ganesan Narayanasamy
 
Workload Transformation and Innovations in POWER Architecture
Workload Transformation and Innovations in POWER Architecture Workload Transformation and Innovations in POWER Architecture
Workload Transformation and Innovations in POWER Architecture
Ganesan Narayanasamy
 
OpenPOWER Workshop at IIT Roorkee
OpenPOWER Workshop at IIT RoorkeeOpenPOWER Workshop at IIT Roorkee
OpenPOWER Workshop at IIT Roorkee
Ganesan Narayanasamy
 
Deep Learning Use Cases using OpenPOWER systems
Deep Learning Use Cases using OpenPOWER systemsDeep Learning Use Cases using OpenPOWER systems
Deep Learning Use Cases using OpenPOWER systems
Ganesan Narayanasamy
 
IBM BOA for POWER
IBM BOA for POWER IBM BOA for POWER
IBM BOA for POWER
Ganesan Narayanasamy
 
OpenPOWER System Marconi100
OpenPOWER System Marconi100OpenPOWER System Marconi100
OpenPOWER System Marconi100
Ganesan Narayanasamy
 
OpenPOWER Latest Updates
OpenPOWER Latest UpdatesOpenPOWER Latest Updates
OpenPOWER Latest Updates
Ganesan Narayanasamy
 
POWER10 innovations for HPC
POWER10 innovations for HPCPOWER10 innovations for HPC
POWER10 innovations for HPC
Ganesan Narayanasamy
 
Deeplearningusingcloudpakfordata
DeeplearningusingcloudpakfordataDeeplearningusingcloudpakfordata
Deeplearningusingcloudpakfordata
Ganesan Narayanasamy
 
OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...
OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...
OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...
Ganesan Narayanasamy
 
AI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systems
AI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systemsAI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systems
AI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systems
Ganesan Narayanasamy
 
AI in healthcare - Use Cases
AI in healthcare - Use Cases AI in healthcare - Use Cases
AI in healthcare - Use Cases
Ganesan Narayanasamy
 
AI in Health Care using IBM Systems/OpenPOWER systems
AI in Health Care using IBM Systems/OpenPOWER systemsAI in Health Care using IBM Systems/OpenPOWER systems
AI in Health Care using IBM Systems/OpenPOWER systems
Ganesan Narayanasamy
 
AI in Healh Care using IBM POWER systems
AI in Healh Care using IBM POWER systems AI in Healh Care using IBM POWER systems
AI in Healh Care using IBM POWER systems
Ganesan Narayanasamy
 
Poster from NUS
Poster from NUSPoster from NUS
Poster from NUS
Ganesan Narayanasamy
 
SAP HANA on POWER9 systems
SAP HANA on POWER9 systemsSAP HANA on POWER9 systems
SAP HANA on POWER9 systems
Ganesan Narayanasamy
 
Graphical Structure Learning accelerated with POWER9
Graphical Structure Learning accelerated with POWER9Graphical Structure Learning accelerated with POWER9
Graphical Structure Learning accelerated with POWER9
Ganesan Narayanasamy
 
AI in the enterprise
AI in the enterprise AI in the enterprise
AI in the enterprise
Ganesan Narayanasamy
 

More from Ganesan Narayanasamy (20)

Chip Design Curriculum development Residency program
Chip Design Curriculum development Residency programChip Design Curriculum development Residency program
Chip Design Curriculum development Residency program
 
Basics of Digital Design and Verilog
Basics of Digital Design and VerilogBasics of Digital Design and Verilog
Basics of Digital Design and Verilog
 
180 nm Tape out experience using Open POWER ISA
180 nm Tape out experience using Open POWER ISA180 nm Tape out experience using Open POWER ISA
180 nm Tape out experience using Open POWER ISA
 
Workload Transformation and Innovations in POWER Architecture
Workload Transformation and Innovations in POWER Architecture Workload Transformation and Innovations in POWER Architecture
Workload Transformation and Innovations in POWER Architecture
 
OpenPOWER Workshop at IIT Roorkee
OpenPOWER Workshop at IIT RoorkeeOpenPOWER Workshop at IIT Roorkee
OpenPOWER Workshop at IIT Roorkee
 
Deep Learning Use Cases using OpenPOWER systems
Deep Learning Use Cases using OpenPOWER systemsDeep Learning Use Cases using OpenPOWER systems
Deep Learning Use Cases using OpenPOWER systems
 
IBM BOA for POWER
IBM BOA for POWER IBM BOA for POWER
IBM BOA for POWER
 
OpenPOWER System Marconi100
OpenPOWER System Marconi100OpenPOWER System Marconi100
OpenPOWER System Marconi100
 
OpenPOWER Latest Updates
OpenPOWER Latest UpdatesOpenPOWER Latest Updates
OpenPOWER Latest Updates
 
POWER10 innovations for HPC
POWER10 innovations for HPCPOWER10 innovations for HPC
POWER10 innovations for HPC
 
Deeplearningusingcloudpakfordata
DeeplearningusingcloudpakfordataDeeplearningusingcloudpakfordata
Deeplearningusingcloudpakfordata
 
OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...
OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...
OpenCAPI-based Image Analysis Pipeline for 18 GB/s kilohertz-framerate X-ray ...
 
AI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systems
AI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systemsAI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systems
AI in healthcare and Automobile Industry using OpenPOWER/IBM POWER9 systems
 
AI in healthcare - Use Cases
AI in healthcare - Use Cases AI in healthcare - Use Cases
AI in healthcare - Use Cases
 
AI in Health Care using IBM Systems/OpenPOWER systems
AI in Health Care using IBM Systems/OpenPOWER systemsAI in Health Care using IBM Systems/OpenPOWER systems
AI in Health Care using IBM Systems/OpenPOWER systems
 
AI in Healh Care using IBM POWER systems
AI in Healh Care using IBM POWER systems AI in Healh Care using IBM POWER systems
AI in Healh Care using IBM POWER systems
 
Poster from NUS
Poster from NUSPoster from NUS
Poster from NUS
 
SAP HANA on POWER9 systems
SAP HANA on POWER9 systemsSAP HANA on POWER9 systems
SAP HANA on POWER9 systems
 
Graphical Structure Learning accelerated with POWER9
Graphical Structure Learning accelerated with POWER9Graphical Structure Learning accelerated with POWER9
Graphical Structure Learning accelerated with POWER9
 
AI in the enterprise
AI in the enterprise AI in the enterprise
AI in the enterprise
 

Recently uploaded

Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AIMind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
Kumud Singh
 
Data structures and Algorithms in Python.pdf
Data structures and Algorithms in Python.pdfData structures and Algorithms in Python.pdf
Data structures and Algorithms in Python.pdf
TIPNGVN2
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
James Anderson
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
Pierluigi Pugliese
 
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex Proofs
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex ProofszkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex Proofs
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex Proofs
Alex Pruden
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practicesNational Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
Quotidiano Piemontese
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
名前 です男
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
KAMESHS29
 
“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
Claudio Di Ciccio
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
Matthew Sinclair
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
Neo4j
 
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
DianaGray10
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
Kari Kakkonen
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Nexer Digital
 

Recently uploaded (20)

Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AIMind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
 
Data structures and Algorithms in Python.pdf
Data structures and Algorithms in Python.pdfData structures and Algorithms in Python.pdf
Data structures and Algorithms in Python.pdf
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
 
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex Proofs
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex ProofszkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex Proofs
zkStudyClub - Reef: Fast Succinct Non-Interactive Zero-Knowledge Regex Proofs
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
National Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practicesNational Security Agency - NSA mobile device best practices
National Security Agency - NSA mobile device best practices
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
 
RESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for studentsRESUME BUILDER APPLICATION Project for students
RESUME BUILDER APPLICATION Project for students
 
“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”“I’m still / I’m still / Chaining from the Block”
“I’m still / I’m still / Chaining from the Block”
 
20240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 202420240609 QFM020 Irresponsible AI Reading List May 2024
20240609 QFM020 Irresponsible AI Reading List May 2024
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
 
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
 
DevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA ConnectDevOps and Testing slides at DASA Connect
DevOps and Testing slides at DASA Connect
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?Elizabeth Buie - Older adults: Are we really designing for our future selves?
Elizabeth Buie - Older adults: Are we really designing for our future selves?
 

PCI Express switch over Ethernet or Distributed IO Systems for Ubiquitous Computing and IoT Solutions

  • 1. PCI Express switch over Ethernet or Distributed IO Systems for Ubiquitous Computing and IoT Solutions Deepak Pathania, NEC
  • 2. Actionable Information Real-time Feedback Challenge faced in Real-Time Data Analytics Big Data of varying characteristics, such as Live feeds, graphics, video, text, etc. comes into cloud computers This data is to be processed and analyzed in real-time However, instead of building servers with such accelerators, Cloud vendors still prefer building homogeneous servers due to TCO and efficiency considerations Real-Time Analytics, Deep Learning, etc… To accelerate such processing, a large number of accelerators such as GPUs and FPGAs, along with high speed storage are required Xeon Phi GPU FPGA
  • 3. So, What can be a Dynamic Accelerator Deployment Solution? A technology that extends PCI Express beyond the confines of a computer chassis via Ethernet, WITHOUT any modification of existing hardware and software or PCIe switch over Ethernet (ExpEther or EE) Server CPU Memory PCI Express ExpEther NIC L2 Switch Standard Ethernet PCI Express IO Device ExpEther Engine ExpEther Engine IO Expansion Unit with PCIe Cards
  • 4. Just another implementation of PCIe Switch IO Device IO Device ExpEther Engine is seen as PCIe Switch from CPU  Ethernet region is invisible from the CPU Upstream Port (PCI Bridge) Downstream Port (PCI Bridge) Downstream Port (PCI Bridge) Internal PCI bus CPU IO Device IO Device PCIe Switch CPU Ethernet Switch ExpEther Engine (PCI Bridge) ExpEther Engine (PCI Bridge) ExpEther Engine (PCI Bridge) Ethernet Fabric (Invisible) PCI Express PCI Express PCI Express PCI Express
  • 5. Broad-Scale Single Computer PCIe Switch IO Device IO Device CPU CPU IO DeviceIO DeviceIO Device IO DeviceIO DeviceIO Device In the same rack In the next rack IO DeviceIO Device In another floor IO DeviceIO Device In another building A PCI express switch is equivalent to Ethernet fabric. ExpEther Engines ExpEther Engines ExpEther Engine ExpEther Engines ExpEther Engines Ethernet Switch Ethernet Switch Ethernet Switch Ethernet Switch ExpEther can build new type of computing environment without physical constraints
  • 6. ExpEther Architecture • Achieve the “System on Network” • Merge the PCI Express technology into Ethernet technology • Connect logically in MAC layer • No impact for upper or lower layer of the PCIe and Ethernet standard for future expansion Application OS PCI Driver EFI/PCI BIOS ExpEther Logic MAC PHY 40G 10G 1G Application OS NDIS Driver Ethernet Logic MAC PHY 10M 100M 1G 10G 40G Ethernet ExpEther Software Hardware Upper Compatible No modification for future expansion of ExpEther or Ethernet
  • 7. Resource Disaggregated Platform or ExpEther features Ether Frame CPU PCI Express ExpEther Engine PCI Express Ethernet Switch ExpEther Engine ExpEther Engine ExpEther Engine I/O Device I/O Device I/O Device PCIExpress Equivalent to direct connection (Ethernet is invisible from CPU/IO) 1 Ethernet Fabric Low Latency (L2 Ether w/o SW stack) 2 I/O Dynamic Reconfiguration (Hot-Plug Scheme) 4 EE PCI Express TLP No packet loss (Adding reliability to Ethernet) 3
  • 8. Dual Path for Throughput and Reliability • Two Ethernet connections are established between the Host Chip and I/O Chip • Load balancing for performance • Path redundancy for failure recovery Dual Port CPU ExpEther Host Chip I/O Device ExpEther IO Chip I/O Device ExpEther IO Chip Failure Recovery Quickly detects path failures and switches paths Load-balancing Round-robin data packet transmission between the two redundant connections Ethernet Fabric-I Ethernet Fabric-II 40G ExpEther NIC
  • 9. Frame Rate Control TCP/IP : Rate control is triggered by packet loss (TCP Reno) Network Bandwidth Slow Start Avoid Congestion Time Avoid Congestion Avoid Congestion Packet loss causes significant performance degradation because of retransmission. ExpEther : Rate control is always done by measuring network latency Probing Avoid Congestion Network Bandwidth Time Packet loss does not occur basically in ExpEther. ExpEther engine always measures the frame arrival time of receive side and minutely controls the frame rate to avoid packet loss.
  • 10. SAS JBOD Multi-path IO with Resource Disaggregation or ExpEther • Multi-Path IO (MPIO) • MPIO is one of the technic for achieving high-reliability. If the target IO device supports MPIO, it can support MPIO even under ExpEther. • Multi-Path Ethernet • It supports the high-speed network path failover. Host SAS HBA#0 SAS HBA#1 Host EE NIC#0 SAS JBOD SAS HBA#0 SAS HBA#1 Equivalent Act Act MPIO Ether Switch Ether Switch EE EE MPIO High-Speed Network Failover
  • 11. Dynamic Reconfiguration and Hot-Plug Capability Host B D G I Host A J Host C E H Host F Group#1 Group#2 Group#3 Group#4 Logical View Host Host Host 1 2 4 A B C D E F G H I J 1 1 1 12 23 3 34 EE Manager PCIe Switch PCIe Switch PCIe Switch PCIe Switch Host Ethernet Fabric 3
  • 12. Dynamic Reconfiguration and Hot-Plug Capability • Group ID (GID : 1~4,095) • GID range from 1 to 15 is set by physical DIP switch residing on card. • Setting GID to 0 allows Management Software to program a soft GID. Host Host HostHost Management Server EE 1 EE 2 EE 3 EE 4 EE EE EE EE EE EE EE EE EE EE EE EE EE EE EE EE 1 1 1 1 12 2 2 23 3 34 4 4 4 IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO IO Group ID Configuration Group ID Configuration Collecting Various Information - ExpEther Manager -  Configuration • Group ID Configuration  Monitoring • ExpEther network status • PCIe device status • New ExpEther detection • Failure detection Management Frame - Mng. Frame -  Special Ether Frame • ExpEther hard wired logic directly receives and sends the frames for configuration and management
  • 13. ExpEther Technology Architectural Possibilities ▐ Std-EE : Standard PCIe-over-Ethernet • Foundation of ExpEther ▐ MR-EE : I/O sharing • Multi-hosts are able to share an IO device by using SR-IOV compliant device ▐ P2P-EE: I/O direct connection • Support for the Peer-to-Peer data transfer between I/O devices. ▐ NTB-EE : Remote direct memory access by NTB • Hi-speed data transfer between hosts Host Std-EE I/O I/O P2P-EE P2P-EE Ethernet Switch Peer-to-Peer Current Path Host NTB-EE Ethernet Switch Host NTB-EE Host NTB-EE NTB Ethernet I/O Std-EE I/O Std-EE Host Std-EE I/O I/O Std-EE Std-EE Ethernet Switch PCIe-over-Ether Host Std-EE PartitioningPartitioning Host Std-EE SR-IOV Ethernet Switch Host Std-EE Host Std-EE SR-IOV MR-EE MR-EE Resource Sharing Ethernet
  • 14. • 40G ExpEther ExpEther Lineup • 1G/10G ExpEther  2x 1000BASE-T  DVIx1,HDMI x1  USB3.0 x1  USB2.0 x3  Headphone x1  Microphone x1  x1 PCI Express  Dual 1000BASE-T  x8 PCIe Gen2  Dual 10G SFP+  x16 PCIe x 1 slot  Dual 1000BASE-T  x16 PCIe2 x 2 slots (full height/full length)  Dual 10G SFP+ per slot ExpEther HBA ExpEther Client ExpEther IO Expansion Unit IO Interface : x8 PCI Express 3.0 Network I/F : QSFP+ x 2 Form Factor : PCI Low Profile IO Interface : x8 PCI Express 3.0 Slots : x16 Slot x 4 Network I/F : QSFP+ x 4 Support IO : GPGPU (K80, P100, etc) ExpEther HBA IO Expansion Unit 19” Rack Size 1,000W PSU for 2-Slot IO Expansion Unit 800W PSU for 4-Slot IO Expansion Unit 3U 400mm 1G 1G 1G 10G 10G 40G 40G
  • 15. Performance of EE vs Local with PCIe based SSD’s name/ssd 1 2 4 local 2728448.0 5133619.2 10321510.4 ExpEther(HBA1) 2728584.5 5004185.6 6648012.8 ExpETher(HBA2) - - 9974886.4 ExpEther(HBA1)/local (%) 100.01 97.48 64.41 ExpEther(HBA2)/local (%) - - 96.64 Theoretical Value 2700000 5400000 10800000 name/ssd 1 2 4 local 1032396.8 2044231.7 3913407.6 ExpEther(HBA1) 1035468.8 2049361.9 3870552.8 ExpETher(HBA2) - - 3901378.2 ExpEther(HBA1)/local (%) 100.30 100.25 98.90 ExpEther(HBA2)/local (%) - - 99.69 Theoretical Value 1080000 2160000 4320000 There is no impact on bandwidth in ExpEther that can fully support PCIe x8 gen3 (64Gbps)
  • 16. Performance of EE vs Local with PCIe based SSD’s name/ssd 1 2 4 local 455913 911963 1823617 ExpEther(HBA1) 455984 912167 1224985 ExpETher(HBA2) - - 1823856 ExpEther(HBA1)/local (%) 100.02 100.02 67.17 ExpEther(HBA2)/local (%) - - 100.01 Theoretical Value 450000.00 900000.00 1800000.00 name/ssd 1 2 4 local 65470 129356 259631 ExpEther(HBA1) 65365 128806 259631 ExpETher(HBA2) - - 259838 ExpEther(HBA1)/local (%) 99.84 99.57 100.00 ExpEther(HBA2)/local (%) - - 100.08 Theoretical Value 75000.00 150000.00 300000.00 ExpEther can achieve the similar IOPS as local by increasing the IO depth parameter to hide the latency of Ethernet.
  • 17. Service Acceleration Platform with RD or ExpEther EE Client USB/ VGA KVM CPU/ Chipset CPU/ Chipset Remote IO GPGPU GPGPU GPGPU GPGPU GPGPU GPGPU GPGPUAccelerator FPGA NVMe SSDNVMe SSD NVMe SSD NVMe SSD ExpEther Engines NVMe SSDNVMe SSD NVMe SSD NVMe SSD ExpEther Engines NVMe SSDNVMe SSD NVMe SSD NVMe SSD ExpEther Engines NVMe SSDNVMe SSD NVMe SSD NVMe SSD ExpEther Engines ExpEther HBA ExpEther HBA ExpEther Engine Ethernet Ether Switch ExpEther Engine USB Ctrl ExpEther Engines ExpEther Engines Sensors Ether Switch Accelerator Resource Pool IO devices can be dynamically allocated to appropriate host according to workload Ether Switch
  • 18. Case : Resource Pool System for HPC (Osaka University) Server Server Server Server Server Server Server Server Server Server SAS JBOD SAS JBOD SAS JBOD SAS Ctrl GPUs GPUs TOR SW Server Server Server Server Server Server Server Server Server Server SAS JBOD SAS JBOD SAS Ctrl GPUs GPUs TOR SW Server Server Server Server Server Server Server Server Server Server SAS JBOD SAS JBOD SAS Ctrl GPUs GPUs TOR SW Server Server Server Server Server Server Server Server Server Server PCoIP K2 GRID GPUs GPUs TOR SW Server Server Server Server Server Server Server Server Server Server SAS JBOD SAS JBOD SAS Ctrl GPUs GPUs TOR SW Server Server Server Server Server Server Server Server Server NIC PCIe Flash GPUs GPUs TOR SW Server ServerServer Server CPU GPU GPU GPU GPU HDD HDD Flash Flash SoftwareProvisioning Server System is configured according to user requirement ▌64 servers and 70 IO devices for research in Osaka University There are GPUs, Flash storages and VDI accelerators as IO device The IO devices are dynamically connected to the servers through 10G ExpEther in accordance with server’s workload
  • 19. Case : Easy Extension of Measurement Equipment (PXI) PCIe Cable E.g. Different Room Optical Cable (more than 1 Mile...) Ethernet Switch ExpEther Manager Software assigns ID to each ExpEther module Current PXI products are typically extended by PCIe cable. So the measurement system is fixed and the installation location is very limited. If ExpEther engine is implemented into PXI chassis, the system can have a large number of PXI modules and dynamically configure the system. PXI Module PXI (PCI eXtensions for Instrumentation) is one of several modular electronic instrumentation platforms based on PCIe.
  • 20. Case: Ultra-Fast Failover Recovery for Database system with EE and ExpressClusterX Main DB (FC SAN) DB Journal (NVMe + EE) Ethernet FC  NVMe SSD is faster than Fiber Channel.  Use NVMe SSD as Journal for DB. Fail Active Server Standby Server  When Active Server fails, NVMe SSDs’ connection is switched, allowing for DB journal restore on Standby Server. Configuration with Legacy Failover New Configuration OS EE40G I/O Expansion Unit EE40G Board OS 40G Switch Primary Server Secondary Server EEM EEM
  • 21. Wide-Area Network Local Network Edge Computing Device Computing Cloud ComputingL5 L3 L1 IoT Layers Living at the Edge for going Real-Time with ExpEther L5 Cloud ~ Analytics L3 Edge ~ Abstraction/Real-Time Proc. L1 Device/Sensor ~ Smart Device Real-Time Feedback Rack-Scale or Resource pooling with dynamic reconfiguration allows low-cost, low-power and high performance computing data centers at the cloud level. Actionable Information ExpEther can connect devices directly to the edge and servers using simple everything in hardware approach or no complex software protocol stack for communication which is high-speed and low power. Making devices smarter. ExpEther helps in bringing analytics to the edge. In combination with low-power and high-performance hardware like FPGA’s one can achieve an idealistic abstraction required for Real-time processing. Data Collection Analytics Abstraction
  • 22. Future Roadmap of ExpEther or Universal Interconnect
  • 23. Summary • The EE or resource disaggregated system allows to have next generation computer hardware architectures due to following features: • Giving distance or length with dynamic switching capability. • Same or similar performance of local vs remotely located IO’s. • Moving within chassis devices outside with plug and play ability (independent of OS or drivers and applications). • Making legacy devices useful and cost-effective system realization. • A resource disaggregated system using well time, applications, environment tested protocols like PCIe and Ethernet or EE is simple, yet a revolutionary step forward towards next generation computer hardware architectures or systems with the trust from the best of both legacies.
  • 26. Business Menu • Product Sales Business • Sales of the product which was developed as an option for Express server • FPGA IP Core License Business • Development of an FPGA IP Core with ExpEther technology according to customer’s requirement, and release binary image file