SlideShare a Scribd company logo
WOJCIECH STANISLAWSKI
14540 Cypress Point Terrace Valley | Valley Center, California 92082
(858) 207-7087 | wojtek@jacek-dom.net | LinkedIn Profile
SKILLS PROFILE
HW Baseband Design Engineer with over 20 years of experience in design, simulation and analysis of Analog Circuits
(SMPS, DC-DC converters, power and battery management, serial, USB, I2C, SPI interfaces, Wireless power transfer
systems) - schematic capture, PWB layout (with CAD team), DVT and production support |Extensive knowledge on the
design of Digital Circuits |Strong lab skills (VSA, Logic Analyzers, scopes) |LabVIEW (completed LabVIEW core1 and
LabVIEW core2) | An expert in LTSpice, Matlab, SIMetix (simulation SW) as well as Cadence, DxDesigner, PCB123 (Design
entry, and board layout SW) | Extensive understanding of RF Circuits | Strategic problem solving and board level debug
capabilities | Excellent oral and interpersonal skills with fluency in English, Polish and the Russian language.
EDUCATION
AGH University of Science and Technology, Krakow, Poland
M.S., Electrical Engineering | Major: Electronics, Graduated with Honors
Diploma Thesis: Creating the System for Processing Polish Speech Signal and Loading it into a Microprocessor.
PROFESSIONAL EXPERIENCE
Qualcomm Technologies, Inc., San Diego, California
HW BASEBAND ENGINEER, STAFF, 2014 - Present
Work in WiPower group, on A4WP compliant wireless power transfer systems | Resolve problems on existing designs,
propose solutions for new designs and analyze proposed solutions using LTSpice, and Matlab | Assemble, tune and test
metal back cover Demos | Completed Variable Capacitor Evaluation Board design | Completed RF Variable Capacitor
Evaluation Board design | Patent Pending: Propose new definition of Long Beacon Extension pulses generation (filed
IDF# 155030 “In band reverse signaling using parasitic resistance”) | Patent Pending: Propose method of compensating
PRU reactance shift caused by metal shields of the PTU, using distributed ferrite (filed IDF# 155218 “Receiver Detuning
Compensation via Transmitter Ferrite Addition”).
Hughes Network Systems, San Diego, California
PRINCIPAL HARDWARE ENGINEER, 2006 - 2014
Worked as a Hardware Lead on several projects, from schematic capture to production support (SCD, BOM, ECN), in
design to production environment | Designed interface boards for satellite modems, including: buck, boost, fly-back,
and current feed push-pull power supplies, battery charging circuitry, ENET, POTS and ISDN PHY, DC protection, and
conditioning circuitry (current limiting, power limiting, over-voltage, under-voltage protection) | Coordinated projects
with mechanical team for better thermal and EMC performance | Designed baseband environment to assist RF team for
better power efficiency of RF circuitry, and optimization of RF-baseband interacting | Collaborated with SW engineers to
optimize SW from a HW point of view including ARM5, and FPGA code review | Debugged several designs and
manufacturing problems on existing products.
Recognized Achievements: Completed several interface board designs, including one project with only two versions
(spin), and one with only one version | Solved the problem of wrong frequency programmed by ASIC, with application
processor SW modifications, without in chip ASIC changes |Solved the problem of application processor not starting
below -25 deg C on 25% of the boards, by optimizing processor HW environment |Improved transmitter (TX) power
control procedure |Solved factory TX multichannel test problem by changing the test procedure sequence |Designed
very low power, ENET any packet/magic packet detection circuit |Solved battery life in sleep mode problem by fixing the
internal battery circuitry design |Designed very low power, POTS off hook detection circuit.
Page 1 of 2
Modern Home Systems, San Diego, California
SYSTEM INTEGRATOR, PROGRAMMER, 2002 - 2006
Designed, installed and programmed automation - Crestron controlled - systems using SIMPL Windows (Windows based
language), and SIMPL+ (C like language) | Designed hardware interfaces to improve efficiency of interconnecting
circuitry between Crestron controller, and controlled equipment | Debugged automation systems and system
components.
Recognized Achievements: Designed IR carrier frequency changer for PX600 AA multi room audio controller to operate
SA cable boxes | Developed method of sensing the power state of SA and Pioneer set top boxes | Developed method of
auto switching between analog and digital audio for older model of SA set top boxes outputting digital audio only on
digital channels | Wrote Crestron module for serial communication with multi PX600 audio distribution system | Wrote
Crestron module for serial communication with Intellinet C4 multi room audio controller | Wrote Crestron module for
serial communication with Kenwood DT7000 | Wrote Crestron modules for multi room audio controller PAD8 | Wrote
Crestron module for serial and IP communication with iPod, using Sonance iPort docking station.
PREVIOUS PROFESSIONAL EXPERIENCE
Arpol Video Systems, Little Rock, Arkansas
SYSTEM INTEGRATOR,
Electronic Equipment Company, Zabierzow, Poland
OWNER,
Central Ltd., Krakow, Poland
ELECTRONICS ENGINEER,
Metallurgy Institute, University of Science and Technology, Krakow, Poland
ELECTRONICS ENGINEER,
Page 2 of 2

More Related Content

What's hot

Ramesh resume
Ramesh resumeRamesh resume
Ramesh resume
Ramesh Bankapalli
 
Nma resume jan16th
Nma resume jan16thNma resume jan16th
Nma resume jan16th
Nikhil Anand
 
David's Curriculum Vitae
David's Curriculum VitaeDavid's Curriculum Vitae
David's Curriculum VitaeDavid Watling
 
Actively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainActively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domain
msnadaf
 
Sireesha Puppala_RF_Engg_7+years_exp (2)
Sireesha Puppala_RF_Engg_7+years_exp (2)Sireesha Puppala_RF_Engg_7+years_exp (2)
Sireesha Puppala_RF_Engg_7+years_exp (2)sireesha Puppala
 
Greg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGreg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGregory Gilmore
 
THONG QUOC NGO
THONG QUOC NGOTHONG QUOC NGO
THONG QUOC NGOThong Ngo
 
Network protocol testing_5+ Yrs. Exp._CCNP Certified
Network protocol testing_5+ Yrs. Exp._CCNP CertifiedNetwork protocol testing_5+ Yrs. Exp._CCNP Certified
Network protocol testing_5+ Yrs. Exp._CCNP CertifiedMutyapu Santhosh Krishna
 
MonicaNguyenResume2016
MonicaNguyenResume2016MonicaNguyenResume2016
MonicaNguyenResume2016Monica Nguyen
 
Yan zhang resume
Yan zhang resumeYan zhang resume
Yan zhang resume
YanZhang314
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford
 
MANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeMANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeManoj Rao
 
ATEI PII SBIR Proj Description 5 Feb 2013
ATEI PII SBIR Proj Description 5 Feb 2013ATEI PII SBIR Proj Description 5 Feb 2013
ATEI PII SBIR Proj Description 5 Feb 2013Frank Lucchesi
 
Ganesh machavarapu resume
Ganesh  machavarapu resumeGanesh  machavarapu resume
Ganesh machavarapu resume
ganesh machavarapu
 
Nathaniel weathers resume linkedin
Nathaniel weathers resume linkedinNathaniel weathers resume linkedin
Nathaniel weathers resume linkedin
Nathaniel Weathers
 

What's hot (20)

PrasadResume
PrasadResumePrasadResume
PrasadResume
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
Achyuta_CV
Achyuta_CVAchyuta_CV
Achyuta_CV
 
Ramesh resume
Ramesh resumeRamesh resume
Ramesh resume
 
Nma resume jan16th
Nma resume jan16thNma resume jan16th
Nma resume jan16th
 
David's Curriculum Vitae
David's Curriculum VitaeDavid's Curriculum Vitae
David's Curriculum Vitae
 
Actively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainActively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domain
 
Sireesha Puppala_RF_Engg_7+years_exp (2)
Sireesha Puppala_RF_Engg_7+years_exp (2)Sireesha Puppala_RF_Engg_7+years_exp (2)
Sireesha Puppala_RF_Engg_7+years_exp (2)
 
Greg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGreg Gilmore Modeling Engineer
Greg Gilmore Modeling Engineer
 
THONG QUOC NGO
THONG QUOC NGOTHONG QUOC NGO
THONG QUOC NGO
 
Resume
ResumeResume
Resume
 
Michael Vogwell
Michael VogwellMichael Vogwell
Michael Vogwell
 
Network protocol testing_5+ Yrs. Exp._CCNP Certified
Network protocol testing_5+ Yrs. Exp._CCNP CertifiedNetwork protocol testing_5+ Yrs. Exp._CCNP Certified
Network protocol testing_5+ Yrs. Exp._CCNP Certified
 
MonicaNguyenResume2016
MonicaNguyenResume2016MonicaNguyenResume2016
MonicaNguyenResume2016
 
Yan zhang resume
Yan zhang resumeYan zhang resume
Yan zhang resume
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 Resume
 
MANOJ_H_RAO_Resume
MANOJ_H_RAO_ResumeMANOJ_H_RAO_Resume
MANOJ_H_RAO_Resume
 
ATEI PII SBIR Proj Description 5 Feb 2013
ATEI PII SBIR Proj Description 5 Feb 2013ATEI PII SBIR Proj Description 5 Feb 2013
ATEI PII SBIR Proj Description 5 Feb 2013
 
Ganesh machavarapu resume
Ganesh  machavarapu resumeGanesh  machavarapu resume
Ganesh machavarapu resume
 
Nathaniel weathers resume linkedin
Nathaniel weathers resume linkedinNathaniel weathers resume linkedin
Nathaniel weathers resume linkedin
 

Similar to Wojciech Stanislawski Resume v2016

Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
Tieng Nguyen
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014Ivan Maric
 
Resume Song Chen 2016
Resume Song Chen 2016Resume Song Chen 2016
Resume Song Chen 2016Song Chen
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Rehan resume3 2016
Rehan resume3 2016Rehan resume3 2016
Rehan resume3 2016
Rehan Ahmed
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resumeedwin vinoth
 
Kiran Kumar Basavaraju_resume_TI_FT
Kiran Kumar Basavaraju_resume_TI_FTKiran Kumar Basavaraju_resume_TI_FT
Kiran Kumar Basavaraju_resume_TI_FTKiran Basavaraju
 
P9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_finalP9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_final
Aamir Habib
 
My profile
My profileMy profile
My profiledhruv_63
 
Ltl profile ppt 2016
Ltl profile ppt 2016Ltl profile ppt 2016
Wireless Sensor Network
Wireless Sensor NetworkWireless Sensor Network
Wireless Sensor Network
Shubhi Singh chauhan
 
Sudheer vaddi Resume
Sudheer vaddi ResumeSudheer vaddi Resume
Sudheer vaddi Resume
Sudheer Vaddi
 
New updated eet klf
New updated eet klfNew updated eet klf
New updated eet klf
Kenneth Feken
 

Similar to Wojciech Stanislawski Resume v2016 (20)

Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 
desember
desemberdesember
desember
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014
 
Resume Song Chen 2016
Resume Song Chen 2016Resume Song Chen 2016
Resume Song Chen 2016
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Rehan resume3 2016
Rehan resume3 2016Rehan resume3 2016
Rehan resume3 2016
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resume
 
Kiran Kumar Basavaraju_resume_TI_FT
Kiran Kumar Basavaraju_resume_TI_FTKiran Kumar Basavaraju_resume_TI_FT
Kiran Kumar Basavaraju_resume_TI_FT
 
Devdutt Pawaskar Resume
Devdutt Pawaskar ResumeDevdutt Pawaskar Resume
Devdutt Pawaskar Resume
 
CHANDAN RESUME
CHANDAN RESUMECHANDAN RESUME
CHANDAN RESUME
 
P9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_finalP9 addressing signal_integrity_ in_ew_2015_final
P9 addressing signal_integrity_ in_ew_2015_final
 
My profile
My profileMy profile
My profile
 
Ltl profile ppt 2016
Ltl profile ppt 2016Ltl profile ppt 2016
Ltl profile ppt 2016
 
Sahil-Resume
Sahil-ResumeSahil-Resume
Sahil-Resume
 
Wireless Sensor Network
Wireless Sensor NetworkWireless Sensor Network
Wireless Sensor Network
 
Jannatul Ferdous_2_resume
Jannatul Ferdous_2_resumeJannatul Ferdous_2_resume
Jannatul Ferdous_2_resume
 
Sudheer vaddi Resume
Sudheer vaddi ResumeSudheer vaddi Resume
Sudheer vaddi Resume
 
akshay resume
akshay resumeakshay resume
akshay resume
 
New updated eet klf
New updated eet klfNew updated eet klf
New updated eet klf
 

Wojciech Stanislawski Resume v2016

  • 1. WOJCIECH STANISLAWSKI 14540 Cypress Point Terrace Valley | Valley Center, California 92082 (858) 207-7087 | wojtek@jacek-dom.net | LinkedIn Profile SKILLS PROFILE HW Baseband Design Engineer with over 20 years of experience in design, simulation and analysis of Analog Circuits (SMPS, DC-DC converters, power and battery management, serial, USB, I2C, SPI interfaces, Wireless power transfer systems) - schematic capture, PWB layout (with CAD team), DVT and production support |Extensive knowledge on the design of Digital Circuits |Strong lab skills (VSA, Logic Analyzers, scopes) |LabVIEW (completed LabVIEW core1 and LabVIEW core2) | An expert in LTSpice, Matlab, SIMetix (simulation SW) as well as Cadence, DxDesigner, PCB123 (Design entry, and board layout SW) | Extensive understanding of RF Circuits | Strategic problem solving and board level debug capabilities | Excellent oral and interpersonal skills with fluency in English, Polish and the Russian language. EDUCATION AGH University of Science and Technology, Krakow, Poland M.S., Electrical Engineering | Major: Electronics, Graduated with Honors Diploma Thesis: Creating the System for Processing Polish Speech Signal and Loading it into a Microprocessor. PROFESSIONAL EXPERIENCE Qualcomm Technologies, Inc., San Diego, California HW BASEBAND ENGINEER, STAFF, 2014 - Present Work in WiPower group, on A4WP compliant wireless power transfer systems | Resolve problems on existing designs, propose solutions for new designs and analyze proposed solutions using LTSpice, and Matlab | Assemble, tune and test metal back cover Demos | Completed Variable Capacitor Evaluation Board design | Completed RF Variable Capacitor Evaluation Board design | Patent Pending: Propose new definition of Long Beacon Extension pulses generation (filed IDF# 155030 “In band reverse signaling using parasitic resistance”) | Patent Pending: Propose method of compensating PRU reactance shift caused by metal shields of the PTU, using distributed ferrite (filed IDF# 155218 “Receiver Detuning Compensation via Transmitter Ferrite Addition”). Hughes Network Systems, San Diego, California PRINCIPAL HARDWARE ENGINEER, 2006 - 2014 Worked as a Hardware Lead on several projects, from schematic capture to production support (SCD, BOM, ECN), in design to production environment | Designed interface boards for satellite modems, including: buck, boost, fly-back, and current feed push-pull power supplies, battery charging circuitry, ENET, POTS and ISDN PHY, DC protection, and conditioning circuitry (current limiting, power limiting, over-voltage, under-voltage protection) | Coordinated projects with mechanical team for better thermal and EMC performance | Designed baseband environment to assist RF team for better power efficiency of RF circuitry, and optimization of RF-baseband interacting | Collaborated with SW engineers to optimize SW from a HW point of view including ARM5, and FPGA code review | Debugged several designs and manufacturing problems on existing products. Recognized Achievements: Completed several interface board designs, including one project with only two versions (spin), and one with only one version | Solved the problem of wrong frequency programmed by ASIC, with application processor SW modifications, without in chip ASIC changes |Solved the problem of application processor not starting below -25 deg C on 25% of the boards, by optimizing processor HW environment |Improved transmitter (TX) power control procedure |Solved factory TX multichannel test problem by changing the test procedure sequence |Designed very low power, ENET any packet/magic packet detection circuit |Solved battery life in sleep mode problem by fixing the internal battery circuitry design |Designed very low power, POTS off hook detection circuit. Page 1 of 2
  • 2. Modern Home Systems, San Diego, California SYSTEM INTEGRATOR, PROGRAMMER, 2002 - 2006 Designed, installed and programmed automation - Crestron controlled - systems using SIMPL Windows (Windows based language), and SIMPL+ (C like language) | Designed hardware interfaces to improve efficiency of interconnecting circuitry between Crestron controller, and controlled equipment | Debugged automation systems and system components. Recognized Achievements: Designed IR carrier frequency changer for PX600 AA multi room audio controller to operate SA cable boxes | Developed method of sensing the power state of SA and Pioneer set top boxes | Developed method of auto switching between analog and digital audio for older model of SA set top boxes outputting digital audio only on digital channels | Wrote Crestron module for serial communication with multi PX600 audio distribution system | Wrote Crestron module for serial communication with Intellinet C4 multi room audio controller | Wrote Crestron module for serial communication with Kenwood DT7000 | Wrote Crestron modules for multi room audio controller PAD8 | Wrote Crestron module for serial and IP communication with iPod, using Sonance iPort docking station. PREVIOUS PROFESSIONAL EXPERIENCE Arpol Video Systems, Little Rock, Arkansas SYSTEM INTEGRATOR, Electronic Equipment Company, Zabierzow, Poland OWNER, Central Ltd., Krakow, Poland ELECTRONICS ENGINEER, Metallurgy Institute, University of Science and Technology, Krakow, Poland ELECTRONICS ENGINEER, Page 2 of 2