SlideShare a Scribd company logo
1 of 3
Download to read offline
BARRY J Smith Email: AnalogEE92056@yahoo.com
2930 Jesmond Dene Hts Rd Home Phone: (760) 941-6007
Escondido, Calif. 92026 Cell: (760) 525-7951
OBJECTIVE:
Seeking a position in engineering design or a “hands-on” management position where a broad scope of technical
experience can be utilized.
EXPERIENCE:
Summary
A hands-on and analytical professional with over 30 years experience in successful and timely designs of analog
and digital circuit board assemblies to support a wide range of products that include high-performance wideband
analog video, scientific IR cameras, RF, PLL/Synthesizers, DC-DC, high-voltage, precision instrumentation, low-
frequency /low-noise transducer amplifiers, and TE-Cooler/Thermal closed-loop control. Engineered activities
include schematic capture, spice simulation, Schematic-based CPLD design/simulation, breadboard, “Intense”
PCB layout, bench test, parts procurement, accurate and complete design documentation and manufacturing
support.
Sr. Analog Design Engineer 1/2001 to present
Surface Optics Corp - San Diego Ca
Part of a small team of engineers and scientists tasked with development and production of several instruments
used for measurements in the IR spectrum. Instruments included several hyperspectral imaging cameras, a
portable FTIR, and a hand-held battery-operated Reflectometer. Notable circuit design includes:
• Michelson Interferometer Closed-Loop Digital Controller/Driver Circuit board design in support of portable
FTIR instrument. Extremely accurate voice-coil speed control in all 3-axis was key to the success of this
hand-held portable instrument and was accomplished using a very complex CPLD.
• Multiple circuit board designs to support several exotic multi-channel high-speed CCD arrays for use in
scientific hyperspectral imaging cameras. High-speed, high-voltage clock drivers as well as low-noise 14-bit
ADC readout electronics and thermal management were key to the success of these designs.
• Total architectural and analog circuit design responsibility to deliver a battery-operated hand-held IR
reflectometer to the Navy in under a year. Instrument made use of 8 discrete channels of unique IR and
visible detectors and had NIST traceable calibration. Low noise 16-bit data acquisition, size and modular
circuit partitioning were key to the success of this product.
Sr. Analog Design Engineer 4/2000 to 1/2001
Acterna (formerly Wavetek) - San Diego Ca
Major analog design responsibility for next generation commercial portable hand-held LAN cable tester to
compete against Fluke Instruments. Design schedule and time-to-market were critical to the launch of this
instrument. This product is essentially a hand-held network analyzer covering a frequency spectrum from DC to
over 600MHz. Circuit design responsibilities included:
• Cable length-measuring circuit using reflected wave techniques to create an oscillator where frequency is
proportional to “electrical” cable length. Circuit was capable of measuring over 1 mile of copper cabling with
impedance variations of more than 3:1.
• 200Vp-p, 0.5W EL Panel Backlight inverter.
• Active Short (Patent Issued) where current and voltage at wire-pair input are mirrored at the wire-pair output.
• Precision 4-wire resistance and capacitance measurement using “lossy” analog switches/muxes.
• Wideband Optical TDR with 16-bit accurate timebase for fiber applications.
• Design tools utilized included Orcad Schematic capture, Pspice, and PADS pcb.
RF Design Engineer 8/99 to 4/2000
TRW Avionics Systems Division - San Diego Ca
Responsible Engineer for the layout and design of a very complex backplane to handle the interconnect for 30+
SEM-E style avionics modules for next generation Military aircraft. Initial layout included (8) different bus
architectures that included a reflective wave PCI bus and (2) 400MHz serial links. Particular emphasis was placed
on module placement and grounding for necessary isolation between –120dbm VHF/UHF receivers and a 60W
VHF/UHF transmitter all connected via a common backplane.
Sr. Staff Design Engineer (two tours) 12/90 to 10/93 , 5/96 to 8/99
Hughes/JVC Technology Corporation - Carlsbad Ca
• Complete systems level responsibility for high definition, Light-Valve based, large screen projection display.
• Analog design responsibilities included entire RGB video signal processing path from line inputs up to and
including high power CRT drive.
• Design of a 120Mhz, 75VP-P Video Amplifier containing a unique closed-loop Cathode Stabilizer circuit for
maintaining constant “black” beam current in spite of aging CRT conditions.
• Design of a unique frequency dependent “peaking” network for RGB bandwidth enhancement containing
DAC control of independent “white”and “black” high-frequency pixel edge enhancement.
• Design of a high-bandwidth analog non-linear RGB gamma circuit to linearize the non-linear light transfer
characteristics of the projector Light-Valve.
• Project manage, heavy vendor interface, and system integration of a digital NTSC scan converter/decoder for
next generation accessory internal to the projector.
• PLL re-design to expand lock range and reduce phase noise at lock-range extremes.
• Design tools utilized include Altera Max + Plus II FPGA/CPLD design software, Spice simulator, PADS
Power PCB, and PADS PowerLogic schematic capture.
Project Engineer 10/93 to 5/96
Tylan General, Inc - San Diego Ca.
• Total analog responsibility for entire precision instrumentation pressure transducer and pressure control
product line. Designs included heavy use of precision OpAmps, filters, closed-loop feedback, and
temperature compensation.
• Design of a switch-mode heater control regulator circuit with milli-degree temperature control for transducer
applications.
• Re-design/upgrade of a closed-loop pressure control box that included re-design of the analog front-end,
analog layout, grounding scheme and signal muxing philosophy as well as selection and incorporation of a
new 16-bit A/D converter to replace the obsoleted 12-bit converter.
• Made design changes to existing pressure transducer product line for EMI compliance per customer
requirements in an extremely short time period.
• Made visits to various customer sites to offer technical assistance in characterizing and correcting system level
failures on sophisticated silicon wafer-fab equipment utilizing our pressure control products as sub-
assemblies.
• Design tools utilized included Orcad Schematic capture, Pspice, and PADS pcb.
Engineering Manager 6/89 to 12/90
DNB Engineering - Fullerton Ca.
• Design of a 350MHz A/D 4-channel preamp with ECL rise and fall times of 650psec for use in a time interval
analyzer that outperformed HP equivalent.
• Design of a 2-cable 6-channel fiber optic mux where 5 RS-232 and 1 voice channel were PLL time muxed for
screen room applications.
• Design of a MIL-SPEC 3-phase power EMI filter with > 80dB of atten at 200MHz.
• Analyze and recommend design fixes for outside companies whose product failed in-house FCC or MIL-
SPEC EMI compliance testing.
• Manage and direct several engineers and electronic technicians that included project and resource
scheduling in an RF/EMC compliance lab environment.
MTS Display Engineer 6/83 to 6/89
Hughes Aircraft Co. Ground Systems Group - Fullerton Ca.
• Major analog design responsibility on a 10 X 13 inch video interface board containing 160MHz discrete RGB
preamps, variable H & V blanking and multi-line rate capability for use in a militarized color monitor.
• Design of a closed-loop "bucking" magnetic field generator circuit to improve color CRT purity in high
ambient magnetic fields.
• 3-year, 20-hour work week Engineering Internship while attending college.
Avionics Navigation Systems Specialist 6/77 to 6/81
USAF
• Maintain and repair all radar and navigation avionics on C-130, C-141 and C-5 aircraft as well as "black box"
repair down to component level.
EDUCATION:
• BSEE in Analog electronics 1986 Cal-Poly Pomona
• Honor Grad: GPA 3.6/4.0

More Related Content

What's hot

QUILLIN ERBIN DJ RESUME
QUILLIN ERBIN DJ RESUMEQUILLIN ERBIN DJ RESUME
QUILLIN ERBIN DJ RESUMEDJ Quillin
 
Daisy_resume_2016_s
Daisy_resume_2016_sDaisy_resume_2016_s
Daisy_resume_2016_sDaisy Ingram
 
Resume-Electronics Design Engineer
Resume-Electronics Design EngineerResume-Electronics Design Engineer
Resume-Electronics Design EngineerSachin N.P
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen
 
Rogers_Jupiter_CDOT_May16
Rogers_Jupiter_CDOT_May16Rogers_Jupiter_CDOT_May16
Rogers_Jupiter_CDOT_May16Pam Crowley
 
Rajendra Bareto-Resume-Final
Rajendra Bareto-Resume-FinalRajendra Bareto-Resume-Final
Rajendra Bareto-Resume-FinalRajendra Bareto
 
2011 年會-IC封測產業技術發展現況與未來挑戰
2011 年會-IC封測產業技術發展現況與未來挑戰2011 年會-IC封測產業技術發展現況與未來挑戰
2011 年會-IC封測產業技術發展現況與未來挑戰CHENHuiMei
 
dale_mcclure_resume_V5
dale_mcclure_resume_V5dale_mcclure_resume_V5
dale_mcclure_resume_V5Dale McClure
 
Nic Profile.New
Nic Profile.NewNic Profile.New
Nic Profile.NewKarlbritz
 

What's hot (20)

QUILLIN ERBIN DJ RESUME
QUILLIN ERBIN DJ RESUMEQUILLIN ERBIN DJ RESUME
QUILLIN ERBIN DJ RESUME
 
Daisy_resume_2016_s
Daisy_resume_2016_sDaisy_resume_2016_s
Daisy_resume_2016_s
 
Resume-Electronics Design Engineer
Resume-Electronics Design EngineerResume-Electronics Design Engineer
Resume-Electronics Design Engineer
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 
RAS Resume_20160610
RAS Resume_20160610RAS Resume_20160610
RAS Resume_20160610
 
Ayush_IE
Ayush_IEAyush_IE
Ayush_IE
 
Resume37
Resume37Resume37
Resume37
 
SNUG 2009 paper
SNUG 2009 paperSNUG 2009 paper
SNUG 2009 paper
 
Edgar_Martinez_Resume
Edgar_Martinez_ResumeEdgar_Martinez_Resume
Edgar_Martinez_Resume
 
Rogers_Jupiter_CDOT_May16
Rogers_Jupiter_CDOT_May16Rogers_Jupiter_CDOT_May16
Rogers_Jupiter_CDOT_May16
 
Ms 2433 final
Ms 2433 finalMs 2433 final
Ms 2433 final
 
Resume Sept2015
Resume Sept2015Resume Sept2015
Resume Sept2015
 
Holmstedt CV-2015
Holmstedt CV-2015Holmstedt CV-2015
Holmstedt CV-2015
 
Rajendra Bareto-Resume-Final
Rajendra Bareto-Resume-FinalRajendra Bareto-Resume-Final
Rajendra Bareto-Resume-Final
 
RS_insert
RS_insertRS_insert
RS_insert
 
2011 年會-IC封測產業技術發展現況與未來挑戰
2011 年會-IC封測產業技術發展現況與未來挑戰2011 年會-IC封測產業技術發展現況與未來挑戰
2011 年會-IC封測產業技術發展現況與未來挑戰
 
Debashis_Resume
Debashis_ResumeDebashis_Resume
Debashis_Resume
 
dale_mcclure_resume_V5
dale_mcclure_resume_V5dale_mcclure_resume_V5
dale_mcclure_resume_V5
 
resume' June-2015
resume' June-2015resume' June-2015
resume' June-2015
 
Nic Profile.New
Nic Profile.NewNic Profile.New
Nic Profile.New
 

Viewers also liked (8)

Proyecto empresa
Proyecto empresaProyecto empresa
Proyecto empresa
 
Wsomdp
WsomdpWsomdp
Wsomdp
 
Tersera parcial
Tersera parcialTersera parcial
Tersera parcial
 
Aprendizaje autónomo
Aprendizaje autónomoAprendizaje autónomo
Aprendizaje autónomo
 
god_guru
god_gurugod_guru
god_guru
 
Presentation Fundación Polo Mercosur
Presentation Fundación Polo MercosurPresentation Fundación Polo Mercosur
Presentation Fundación Polo Mercosur
 
Youth and governance
   Youth and governance   Youth and governance
Youth and governance
 
Taller #1 emprendimiento
Taller #1 emprendimientoTaller #1 emprendimiento
Taller #1 emprendimiento
 

Similar to Barry Smith Engineering Resume

Greg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGreg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGregory Gilmore
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014Ivan Maric
 
Mike Ward CV 2016.12.23
Mike Ward CV 2016.12.23Mike Ward CV 2016.12.23
Mike Ward CV 2016.12.23Mike Ward
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah
 
My profile
My profileMy profile
My profiledhruv_63
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Cygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedInCygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedInCarl Cygan, MSEE
 
Cygan Resume Senior Systems Engineer
Cygan Resume Senior Systems EngineerCygan Resume Senior Systems Engineer
Cygan Resume Senior Systems EngineerCarl Cygan, MSEE
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check ResumeBill Check
 
Actively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainActively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainmsnadaf
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resumejwestmoreland
 
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATIONEMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATIONPiero Belforte
 
AMAR_KANTETI_RESUME
AMAR_KANTETI_RESUMEAMAR_KANTETI_RESUME
AMAR_KANTETI_RESUMEamar kanteti
 
hetshah_resume
hetshah_resumehetshah_resume
hetshah_resumehet shah
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2Oliver Stone
 

Similar to Barry Smith Engineering Resume (20)

Greg Gilmore Modeling Engineer
Greg Gilmore Modeling EngineerGreg Gilmore Modeling Engineer
Greg Gilmore Modeling Engineer
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014Ivan_Maric_Resume_Dec-2014
Ivan_Maric_Resume_Dec-2014
 
Mike Ward CV 2016.12.23
Mike Ward CV 2016.12.23Mike Ward CV 2016.12.23
Mike Ward CV 2016.12.23
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised Resume
 
My profile
My profileMy profile
My profile
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Cygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedInCygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedIn
 
Cygan Resume Senior Systems Engineer
Cygan Resume Senior Systems EngineerCygan Resume Senior Systems Engineer
Cygan Resume Senior Systems Engineer
 
Michael Vogwell
Michael VogwellMichael Vogwell
Michael Vogwell
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check Resume
 
Resume
ResumeResume
Resume
 
Actively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainActively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domain
 
John Westmorelands Resume
John Westmorelands ResumeJohn Westmorelands Resume
John Westmorelands Resume
 
VinceResume2016.7
VinceResume2016.7VinceResume2016.7
VinceResume2016.7
 
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATIONEMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
EMCLO PROJECT: EMC DESIGN METHODOLOGY FOR LAYOUT OPTIMIZATION
 
AMAR_KANTETI_RESUME
AMAR_KANTETI_RESUMEAMAR_KANTETI_RESUME
AMAR_KANTETI_RESUME
 
hetshah_resume
hetshah_resumehetshah_resume
hetshah_resume
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2
 

Barry Smith Engineering Resume

  • 1. BARRY J Smith Email: AnalogEE92056@yahoo.com 2930 Jesmond Dene Hts Rd Home Phone: (760) 941-6007 Escondido, Calif. 92026 Cell: (760) 525-7951 OBJECTIVE: Seeking a position in engineering design or a “hands-on” management position where a broad scope of technical experience can be utilized. EXPERIENCE: Summary A hands-on and analytical professional with over 30 years experience in successful and timely designs of analog and digital circuit board assemblies to support a wide range of products that include high-performance wideband analog video, scientific IR cameras, RF, PLL/Synthesizers, DC-DC, high-voltage, precision instrumentation, low- frequency /low-noise transducer amplifiers, and TE-Cooler/Thermal closed-loop control. Engineered activities include schematic capture, spice simulation, Schematic-based CPLD design/simulation, breadboard, “Intense” PCB layout, bench test, parts procurement, accurate and complete design documentation and manufacturing support. Sr. Analog Design Engineer 1/2001 to present Surface Optics Corp - San Diego Ca Part of a small team of engineers and scientists tasked with development and production of several instruments used for measurements in the IR spectrum. Instruments included several hyperspectral imaging cameras, a portable FTIR, and a hand-held battery-operated Reflectometer. Notable circuit design includes: • Michelson Interferometer Closed-Loop Digital Controller/Driver Circuit board design in support of portable FTIR instrument. Extremely accurate voice-coil speed control in all 3-axis was key to the success of this hand-held portable instrument and was accomplished using a very complex CPLD. • Multiple circuit board designs to support several exotic multi-channel high-speed CCD arrays for use in scientific hyperspectral imaging cameras. High-speed, high-voltage clock drivers as well as low-noise 14-bit ADC readout electronics and thermal management were key to the success of these designs. • Total architectural and analog circuit design responsibility to deliver a battery-operated hand-held IR reflectometer to the Navy in under a year. Instrument made use of 8 discrete channels of unique IR and visible detectors and had NIST traceable calibration. Low noise 16-bit data acquisition, size and modular circuit partitioning were key to the success of this product. Sr. Analog Design Engineer 4/2000 to 1/2001 Acterna (formerly Wavetek) - San Diego Ca Major analog design responsibility for next generation commercial portable hand-held LAN cable tester to compete against Fluke Instruments. Design schedule and time-to-market were critical to the launch of this instrument. This product is essentially a hand-held network analyzer covering a frequency spectrum from DC to over 600MHz. Circuit design responsibilities included: • Cable length-measuring circuit using reflected wave techniques to create an oscillator where frequency is proportional to “electrical” cable length. Circuit was capable of measuring over 1 mile of copper cabling with impedance variations of more than 3:1. • 200Vp-p, 0.5W EL Panel Backlight inverter. • Active Short (Patent Issued) where current and voltage at wire-pair input are mirrored at the wire-pair output. • Precision 4-wire resistance and capacitance measurement using “lossy” analog switches/muxes. • Wideband Optical TDR with 16-bit accurate timebase for fiber applications. • Design tools utilized included Orcad Schematic capture, Pspice, and PADS pcb.
  • 2. RF Design Engineer 8/99 to 4/2000 TRW Avionics Systems Division - San Diego Ca Responsible Engineer for the layout and design of a very complex backplane to handle the interconnect for 30+ SEM-E style avionics modules for next generation Military aircraft. Initial layout included (8) different bus architectures that included a reflective wave PCI bus and (2) 400MHz serial links. Particular emphasis was placed on module placement and grounding for necessary isolation between –120dbm VHF/UHF receivers and a 60W VHF/UHF transmitter all connected via a common backplane. Sr. Staff Design Engineer (two tours) 12/90 to 10/93 , 5/96 to 8/99 Hughes/JVC Technology Corporation - Carlsbad Ca • Complete systems level responsibility for high definition, Light-Valve based, large screen projection display. • Analog design responsibilities included entire RGB video signal processing path from line inputs up to and including high power CRT drive. • Design of a 120Mhz, 75VP-P Video Amplifier containing a unique closed-loop Cathode Stabilizer circuit for maintaining constant “black” beam current in spite of aging CRT conditions. • Design of a unique frequency dependent “peaking” network for RGB bandwidth enhancement containing DAC control of independent “white”and “black” high-frequency pixel edge enhancement. • Design of a high-bandwidth analog non-linear RGB gamma circuit to linearize the non-linear light transfer characteristics of the projector Light-Valve. • Project manage, heavy vendor interface, and system integration of a digital NTSC scan converter/decoder for next generation accessory internal to the projector. • PLL re-design to expand lock range and reduce phase noise at lock-range extremes. • Design tools utilized include Altera Max + Plus II FPGA/CPLD design software, Spice simulator, PADS Power PCB, and PADS PowerLogic schematic capture. Project Engineer 10/93 to 5/96 Tylan General, Inc - San Diego Ca. • Total analog responsibility for entire precision instrumentation pressure transducer and pressure control product line. Designs included heavy use of precision OpAmps, filters, closed-loop feedback, and temperature compensation. • Design of a switch-mode heater control regulator circuit with milli-degree temperature control for transducer applications. • Re-design/upgrade of a closed-loop pressure control box that included re-design of the analog front-end, analog layout, grounding scheme and signal muxing philosophy as well as selection and incorporation of a new 16-bit A/D converter to replace the obsoleted 12-bit converter. • Made design changes to existing pressure transducer product line for EMI compliance per customer requirements in an extremely short time period. • Made visits to various customer sites to offer technical assistance in characterizing and correcting system level failures on sophisticated silicon wafer-fab equipment utilizing our pressure control products as sub- assemblies. • Design tools utilized included Orcad Schematic capture, Pspice, and PADS pcb.
  • 3. Engineering Manager 6/89 to 12/90 DNB Engineering - Fullerton Ca. • Design of a 350MHz A/D 4-channel preamp with ECL rise and fall times of 650psec for use in a time interval analyzer that outperformed HP equivalent. • Design of a 2-cable 6-channel fiber optic mux where 5 RS-232 and 1 voice channel were PLL time muxed for screen room applications. • Design of a MIL-SPEC 3-phase power EMI filter with > 80dB of atten at 200MHz. • Analyze and recommend design fixes for outside companies whose product failed in-house FCC or MIL- SPEC EMI compliance testing. • Manage and direct several engineers and electronic technicians that included project and resource scheduling in an RF/EMC compliance lab environment. MTS Display Engineer 6/83 to 6/89 Hughes Aircraft Co. Ground Systems Group - Fullerton Ca. • Major analog design responsibility on a 10 X 13 inch video interface board containing 160MHz discrete RGB preamps, variable H & V blanking and multi-line rate capability for use in a militarized color monitor. • Design of a closed-loop "bucking" magnetic field generator circuit to improve color CRT purity in high ambient magnetic fields. • 3-year, 20-hour work week Engineering Internship while attending college. Avionics Navigation Systems Specialist 6/77 to 6/81 USAF • Maintain and repair all radar and navigation avionics on C-130, C-141 and C-5 aircraft as well as "black box" repair down to component level. EDUCATION: • BSEE in Analog electronics 1986 Cal-Poly Pomona • Honor Grad: GPA 3.6/4.0