SlideShare a Scribd company logo

Vlsi design main ppt 1

•Download as PPTX, PDF•
•
Semi Design
Semi Design

This document discusses VLSI design trends, careers, and opportunities in India. It outlines the VLSI design process from problem identification through fabrication. Key players in research and development are mentioned. The market for VLSI design in India is growing, with the government aiming to create millions of jobs in this sector by 2020. Skills in digital design, HDLs, EDA tools, and projects are important for entering this field. Careers in VLSI offer excellent packages and growth potential in both public and private sectors.

1 of 25
VLSI DESIGN TRENDS, CAREER AND OPPORTUNITIES DEEPAK KUMAR DIGITAL IC DESIGNER
OVERVIE W  VLSI DESIGN  Design Modules  Tools and Vendor Company  Market analysis  Research & Development  How to enter the market  Job perspectives
VLSI DESIGN  Implementation of the million switches at small area  Switches should have low power consumption , high speed ,low area and low noise. Switches – MOS Switch  Motive of VLSI DESIGN  Fast design  Low power design  Low area design
DESIGN FLOW  Problem  Behaviour /truth table/gate level/logic level  HDL (VERILOG,VHDL)  Simulation  Verification  STA(static time analysis)  DFT (design for testability)  Cell characterization/Physical level/switch/transistor level  Functional simulation  Layout  Floor planning, routing & placement  Fabrication Front-end Back-end Idea
VLSI CAD TOOL MENTOR [31]
DESIGN ANALYSIS compilation/ synthesis VHDL / Verilog / SystemC device layout find wire routesmask layout patterns design schematics
tape out mask writer masks wafer printing die dice mask layout patterns test and packaging chip
MARKET RESEARCH Where does India stand? Are there any govt. initiatives? What is the status of jobs and career?
200+ semiconductor companies are already here 23 of the top 25 semiconductor companies in the world have a strong presence in India
Do you know Wipro, Infosys and L&T are already into VLSI design?  Almost all major IT companies have started investing in chip designing
Intel Xeon processor designed at Intel India (Bangalore)
What about the jobs?  NPE (2011) aims to create employment for around 28 Million people  75,000 jobs waiting in the year 2020 * IITs and NITs together satisfy only 25% of the job requirement in chip design
RESEARCH & DEVELOPMENT Key players Research areas
Key players  Intel  AMD  ARM  IBM  Qualcomm  Texas Instruments  Cadence  Synopsys  Cypress semiconductor  ST microelectronics  freescale  and many more….
Research areas  High speed design  Low power design  Low area design
HOW TO ENTER THE MARKET What are the skills required? What should be in the resume? Does post-graduation and PhD counts?
What are the skills required?  Sound understanding of VLSI design flow  Digital design , Basic electronics  HDL (VHDL, Verilog or SystemVerilog)  Basic EDA tools (Modelsim, Xilinx ISE, Virtuoso, QuestaSim, Tanner ,ADS etc)  Short-term courses and certification
What makes your resume special?  Industry standard projects  Thesis and research  IEEE research paper work
JOB PERSPECTIVES Job profile Public vs Private? Packages and growth
Job profile  Design engineer  Product engineer  Verification engineer  Test engineer  Cell characterization  Layout designer  Packaging engineer  CAD engineer
“ ” Apart from multinationals, the government also hires chip designers for space and defence research There is a huge potential in government sector from academics to research ANINDYA SUNDAR DHAR, ASSOCIATE PROFESSOR AND FACULTY ADVISOR, MICROELECTRONICS AND VLSI DESIGN, IIT KHARAGPUR
Packages and growth Fresher (Graduate): 4.5 lacs INR per annum Fresher (Post-graduate): 6 – 8 lacs per annum Fresher (PhD holder): 11 – 18 lacs per annum
SUMMARY  Future of Indian Electronics industry is VLSI design  Government will ensure that semiconductor sector grows  It holds a bright career with excellent growth opportunity
” “ Questions and Queries? Presented by Deepak Kumar Email me at info@semidesign.in +91-9599745251 Join our VLSI Design training courses at www.semidesign.in

Recommended

Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI illpa
 
Report on VLSI
Report on VLSIReport on VLSI
Report on VLSI
MAYANK KUMAR
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
Bhagwan Lal Teli
 
Vlsi ppt priyanka
Vlsi ppt priyankaVlsi ppt priyanka
Vlsi ppt priyanka
Priyanka Gaur
 
Basics Of VLSI
Basics Of VLSIBasics Of VLSI
Basics Of VLSI
Avanish Agarwal
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
Dr. Vishal Sharma
 

Recommended

Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI illpa
 
Report on VLSI
Report on VLSIReport on VLSI
Report on VLSI
MAYANK KUMAR
 
vlsi design summer training ppt
vlsi design summer training pptvlsi design summer training ppt
vlsi design summer training ppt
Bhagwan Lal Teli
 
Vlsi ppt priyanka
Vlsi ppt priyankaVlsi ppt priyanka
Vlsi ppt priyanka
Priyanka Gaur
 
Basics Of VLSI
Basics Of VLSIBasics Of VLSI
Basics Of VLSI
Avanish Agarwal
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
Rajendra Kumar
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
Dr. Vishal Sharma
 
Stick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design RulesStick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design Rules
Tahsin Al Mahi
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
System On Chip
System On ChipSystem On Chip
System On Chipanishgoel
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
Maryala Srinivas
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDL
anand hd
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
Mahesh Dananjaya
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Introduction to VLSI Design
Introduction to VLSI DesignIntroduction to VLSI Design
Introduction to VLSI Design
Kalyan Acharjya
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flowAnish Gupta
 
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGYVERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
Seelam Vasavi Sai Viswanada Prabhu Deva Kumar
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
anand hd
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
Mantra VLSI
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
Vishal kakade
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing model
Prachi Pandey
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
GirjeshVerma2
 
Lambda design rule
Lambda design ruleLambda design rule
Lambda design rule
Gowri Kishore
 
basic vlsi ppt
basic vlsi pptbasic vlsi ppt
basic vlsi ppt
Sidduzalaki143
 
ASIC Design Flow | Physical Design | VLSI
ASIC Design Flow | Physical Design | VLSI ASIC Design Flow | Physical Design | VLSI
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
VLSI TECHNOLOGY
VLSI TECHNOLOGYVLSI TECHNOLOGY
VLSI TECHNOLOGY
AbidaSultanaAkhi1
 
Comparison between the FPGA vs CPLD
Comparison between the FPGA vs CPLDComparison between the FPGA vs CPLD
Comparison between the FPGA vs CPLD
Gowri Kishore
 
Design your career in VLSI
Design your career in VLSIDesign your career in VLSI
Design your career in VLSI
M. Raja Reddy
 
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
ijsrd.com
 

More Related Content

What's hot

Stick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design RulesStick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design Rules
Tahsin Al Mahi
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
System On Chip
System On ChipSystem On Chip
System On Chipanishgoel
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
Maryala Srinivas
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDL
anand hd
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
Mahesh Dananjaya
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
Introduction to VLSI Design
Introduction to VLSI DesignIntroduction to VLSI Design
Introduction to VLSI Design
Kalyan Acharjya
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flowAnish Gupta
 
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGYVERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
Seelam Vasavi Sai Viswanada Prabhu Deva Kumar
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
anand hd
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
Mantra VLSI
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
Vishal kakade
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing model
Prachi Pandey
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
GirjeshVerma2
 
Lambda design rule
Lambda design ruleLambda design rule
Lambda design rule
Gowri Kishore
 
basic vlsi ppt
basic vlsi pptbasic vlsi ppt
basic vlsi ppt
Sidduzalaki143
 
ASIC Design Flow | Physical Design | VLSI
ASIC Design Flow | Physical Design | VLSI ASIC Design Flow | Physical Design | VLSI
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
VLSI TECHNOLOGY
VLSI TECHNOLOGYVLSI TECHNOLOGY
VLSI TECHNOLOGY
AbidaSultanaAkhi1
 
Comparison between the FPGA vs CPLD
Comparison between the FPGA vs CPLDComparison between the FPGA vs CPLD
Comparison between the FPGA vs CPLD
Gowri Kishore
 

What's hot (20)

Stick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design RulesStick Diagram and Lambda Based Design Rules
Stick Diagram and Lambda Based Design Rules
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation SystemSynopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
 
System On Chip
System On ChipSystem On Chip
System On Chip
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDL
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
 
Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical design
 
Introduction to VLSI Design
Introduction to VLSI DesignIntroduction to VLSI Design
Introduction to VLSI Design
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
 
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGYVERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
 
Logic synthesis using Verilog HDL
Logic synthesis using Verilog HDLLogic synthesis using Verilog HDL
Logic synthesis using Verilog HDL
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
 
Interconnect timing model
Interconnect timing modelInterconnect timing model
Interconnect timing model
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
Lambda design rule
Lambda design ruleLambda design rule
Lambda design rule
 
basic vlsi ppt
basic vlsi pptbasic vlsi ppt
basic vlsi ppt
 
ASIC Design Flow | Physical Design | VLSI
ASIC Design Flow | Physical Design | VLSI ASIC Design Flow | Physical Design | VLSI
ASIC Design Flow | Physical Design | VLSI
 
VLSI TECHNOLOGY
VLSI TECHNOLOGYVLSI TECHNOLOGY
VLSI TECHNOLOGY
 
Comparison between the FPGA vs CPLD
Comparison between the FPGA vs CPLDComparison between the FPGA vs CPLD
Comparison between the FPGA vs CPLD
 

Similar to Vlsi design main ppt 1

Design your career in VLSI
Design your career in VLSIDesign your career in VLSI
Design your career in VLSI
M. Raja Reddy
 
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
ijsrd.com
 
MayorTek Technical Services - Overview
MayorTek Technical Services - OverviewMayorTek Technical Services - Overview
MayorTek Technical Services - OverviewMarco Mayor
 
VLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft versionVLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft version
Mahmoud Abdellatif
 
vlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdf
vlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdfvlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdf
vlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdf
AMohan12
 
Bhadale group of companies cross- discipline engineering catalogue
Bhadale group of companies cross- discipline engineering catalogueBhadale group of companies cross- discipline engineering catalogue
Bhadale group of companies cross- discipline engineering catalogue
Vijayananda Mohire
 
Subramanyam
SubramanyamSubramanyam
Subramanyam
kasturi subramanyam
 
Career options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domainCareer options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domainMukesh Chauhan
 
VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)
VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)
VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)
Naresh Dhamija
 
Design & Simulation With Verilog
Design & Simulation With Verilog Design & Simulation With Verilog
Design & Simulation With Verilog
Semi Design
 
Jobs Opportunities and Skills Required in E&E Sector
Jobs Opportunities and Skills Required in E&E SectorJobs Opportunities and Skills Required in E&E Sector
Jobs Opportunities and Skills Required in E&E Sector
NorAzmi Alias
 
VLSI
VLSIVLSI
VLSI
sanjay kushwaha
 
hjsklar CV
hjsklar CVhjsklar CV
hjsklar CV
hjsklar
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar
deepikakaler1
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana
deepikakaler1
 
The silent project disruptor: Building AI solutions
The silent project disruptor: Building AI solutionsThe silent project disruptor: Building AI solutions
The silent project disruptor: Building AI solutions
Association for Project Management
 
Bhadale group of companies engineering services catalogue
Bhadale group of companies engineering services catalogueBhadale group of companies engineering services catalogue
Bhadale group of companies engineering services catalogue
Vijayananda Mohire
 

Similar to Vlsi design main ppt 1 (20)

Design your career in VLSI
Design your career in VLSIDesign your career in VLSI
Design your career in VLSI
 
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
Study and Comparison of Open Source and Licensed VLSI CAD Tools using CMOS De...
 
MayorTek Technical Services - Overview
MayorTek Technical Services - OverviewMayorTek Technical Services - Overview
MayorTek Technical Services - Overview
 
VLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft versionVLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft version
 
vlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdf
vlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdfvlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdf
vlsiindustry-fordigitaldesignengineers-draftversion-160429203845.pdf
 
Bhadale group of companies cross- discipline engineering catalogue
Bhadale group of companies cross- discipline engineering catalogueBhadale group of companies cross- discipline engineering catalogue
Bhadale group of companies cross- discipline engineering catalogue
 
1.introduction to hd ls
1.introduction to hd ls1.introduction to hd ls
1.introduction to hd ls
 
Subramanyam
SubramanyamSubramanyam
Subramanyam
 
Career options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domainCareer options for ECE engineers in VLSI and Embedded systems domain
Career options for ECE engineers in VLSI and Embedded systems domain
 
VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)
VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)
VLSI Training Course in Chandigarh (Front End Design, Back End CMOS Design)
 
Design & Simulation With Verilog
Design & Simulation With Verilog Design & Simulation With Verilog
Design & Simulation With Verilog
 
scottjgriffith_CV
scottjgriffith_CVscottjgriffith_CV
scottjgriffith_CV
 
Jobs Opportunities and Skills Required in E&E Sector
Jobs Opportunities and Skills Required in E&E SectorJobs Opportunities and Skills Required in E&E Sector
Jobs Opportunities and Skills Required in E&E Sector
 
VLSI
VLSIVLSI
VLSI
 
hjsklar CV
hjsklar CVhjsklar CV
hjsklar CV
 
6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar6 months/weeks training in Vlsi,jalandhar
6 months/weeks training in Vlsi,jalandhar
 
6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana6 weeks/months summer training in vlsi,ludhiana
6 weeks/months summer training in vlsi,ludhiana
 
Opportunites in engineering services
Opportunites in engineering servicesOpportunites in engineering services
Opportunites in engineering services
 
The silent project disruptor: Building AI solutions
The silent project disruptor: Building AI solutionsThe silent project disruptor: Building AI solutions
The silent project disruptor: Building AI solutions
 
Bhadale group of companies engineering services catalogue
Bhadale group of companies engineering services catalogueBhadale group of companies engineering services catalogue
Bhadale group of companies engineering services catalogue
 

Recently uploaded

Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
Jisc
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
DeeptiGupta154
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBCSTRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
kimdan468
 
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and InclusionExecutive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
TechSoup
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
Celine George
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
JosvitaDsouza2
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
Mohammed Sikander
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
goswamiyash170123
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
SACHIN R KONDAGURI
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
David Douglas School District
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
EverAndrsGuerraGuerr
 
JEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questionsJEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questions
ShivajiThube2
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
Krisztián Száraz
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docxAcetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
Jisc
 

Recently uploaded (20)

Supporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptxSupporting (UKRI) OA monographs at Salford.pptx
Supporting (UKRI) OA monographs at Salford.pptx
 
Overview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with MechanismOverview on Edible Vaccine: Pros & Cons with Mechanism
Overview on Edible Vaccine: Pros & Cons with Mechanism
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBCSTRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
STRAND 3 HYGIENIC PRACTICES.pptx GRADE 7 CBC
 
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and InclusionExecutive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
 
How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17How to Make a Field invisible in Odoo 17
How to Make a Field invisible in Odoo 17
 
1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx1.4 modern child centered education - mahatma gandhi-2.pptx
1.4 modern child centered education - mahatma gandhi-2.pptx
 
Multithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race conditionMultithreading_in_C++ - std::thread, race condition
Multithreading_in_C++ - std::thread, race condition
 
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdfMASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
MASS MEDIA STUDIES-835-CLASS XI Resource Material.pdf
 
"Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe..."Protectable subject matters, Protection in biotechnology, Protection of othe...
"Protectable subject matters, Protection in biotechnology, Protection of othe...
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
 
Thesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.pptThesis Statement for students diagnonsed withADHD.ppt
Thesis Statement for students diagnonsed withADHD.ppt
 
JEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questionsJEE1_This_section_contains_FOUR_ questions
JEE1_This_section_contains_FOUR_ questions
 
Advantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO PerspectiveAdvantages and Disadvantages of CMS from an SEO Perspective
Advantages and Disadvantages of CMS from an SEO Perspective
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docxAcetabularia Information For Class 9 .docx
Acetabularia Information For Class 9 .docx
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela TaraOperation Blue Star - Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
The approach at University of Liverpool.pptx
The approach at University of Liverpool.pptxThe approach at University of Liverpool.pptx
The approach at University of Liverpool.pptx
 

Vlsi design main ppt 1

  • 1. VLSI DESIGN TRENDS, CAREER AND OPPORTUNITIES DEEPAK KUMAR DIGITAL IC DESIGNER
  • 2. OVERVIE W  VLSI DESIGN  Design Modules  Tools and Vendor Company  Market analysis  Research & Development  How to enter the market  Job perspectives
  • 3. VLSI DESIGN  Implementation of the million switches at small area  Switches should have low power consumption , high speed ,low area and low noise. Switches – MOS Switch  Motive of VLSI DESIGN  Fast design  Low power design  Low area design
  • 4. DESIGN FLOW  Problem  Behaviour /truth table/gate level/logic level  HDL (VERILOG,VHDL)  Simulation  Verification  STA(static time analysis)  DFT (design for testability)  Cell characterization/Physical level/switch/transistor level  Functional simulation  Layout  Floor planning, routing & placement  Fabrication Front-end Back-end Idea
  • 5. VLSI CAD TOOL MENTOR [31]
  • 6. DESIGN ANALYSIS compilation/ synthesis VHDL / Verilog / SystemC device layout find wire routesmask layout patterns design schematics
  • 7. tape out mask writer masks wafer printing die dice mask layout patterns test and packaging chip
  • 8. MARKET RESEARCH Where does India stand? Are there any govt. initiatives? What is the status of jobs and career?
  • 9. 200+ semiconductor companies are already here 23 of the top 25 semiconductor companies in the world have a strong presence in India
  • 10.
  • 11. Do you know Wipro, Infosys and L&T are already into VLSI design?  Almost all major IT companies have started investing in chip designing
  • 12. Intel Xeon processor designed at Intel India (Bangalore)
  • 13. What about the jobs?  NPE (2011) aims to create employment for around 28 Million people  75,000 jobs waiting in the year 2020 * IITs and NITs together satisfy only 25% of the job requirement in chip design
  • 15. Key players  Intel  AMD  ARM  IBM  Qualcomm  Texas Instruments  Cadence  Synopsys  Cypress semiconductor  ST microelectronics  freescale  and many more….
  • 16. Research areas  High speed design  Low power design  Low area design
  • 17. HOW TO ENTER THE MARKET What are the skills required? What should be in the resume? Does post-graduation and PhD counts?
  • 18. What are the skills required?  Sound understanding of VLSI design flow  Digital design , Basic electronics  HDL (VHDL, Verilog or SystemVerilog)  Basic EDA tools (Modelsim, Xilinx ISE, Virtuoso, QuestaSim, Tanner ,ADS etc)  Short-term courses and certification
  • 19. What makes your resume special?  Industry standard projects  Thesis and research  IEEE research paper work
  • 20. JOB PERSPECTIVES Job profile Public vs Private? Packages and growth
  • 21. Job profile  Design engineer  Product engineer  Verification engineer  Test engineer  Cell characterization  Layout designer  Packaging engineer  CAD engineer
  • 22. “ ” Apart from multinationals, the government also hires chip designers for space and defence research There is a huge potential in government sector from academics to research ANINDYA SUNDAR DHAR, ASSOCIATE PROFESSOR AND FACULTY ADVISOR, MICROELECTRONICS AND VLSI DESIGN, IIT KHARAGPUR
  • 23. Packages and growth Fresher (Graduate): 4.5 lacs INR per annum Fresher (Post-graduate): 6 – 8 lacs per annum Fresher (PhD holder): 11 – 18 lacs per annum
  • 24. SUMMARY  Future of Indian Electronics industry is VLSI design  Government will ensure that semiconductor sector grows  It holds a bright career with excellent growth opportunity
  • 25. ” “ Questions and Queries? Presented by Deepak Kumar Email me at info@semidesign.in +91-9599745251 Join our VLSI Design training courses at www.semidesign.in